Timing Analyzer report for quartus_compile
Wed Apr  5 14:06:18 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.999 (VIOLATED)
           28. Path #2: Setup slack is -2.992 (VIOLATED)
           29. Path #3: Setup slack is -2.980 (VIOLATED)
           30. Path #4: Setup slack is -2.977 (VIOLATED)
           31. Path #5: Setup slack is -2.973 (VIOLATED)
           32. Path #6: Setup slack is -2.970 (VIOLATED)
           33. Path #7: Setup slack is -2.963 (VIOLATED)
           34. Path #8: Setup slack is -2.962 (VIOLATED)
           35. Path #9: Setup slack is -2.960 (VIOLATED)
           36. Path #10: Setup slack is -2.958 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.014 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.015 
           42. Path #4: Hold slack is 0.016 
           43. Path #5: Hold slack is 0.020 
           44. Path #6: Hold slack is 0.021 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.612 (VIOLATED)
           52. Path #2: Recovery slack is -0.612 (VIOLATED)
           53. Path #3: Recovery slack is -0.587 (VIOLATED)
           54. Path #4: Recovery slack is -0.576 (VIOLATED)
           55. Path #5: Recovery slack is -0.557 (VIOLATED)
           56. Path #6: Recovery slack is -0.543 (VIOLATED)
           57. Path #7: Recovery slack is -0.542 (VIOLATED)
           58. Path #8: Recovery slack is -0.542 (VIOLATED)
           59. Path #9: Recovery slack is -0.542 (VIOLATED)
           60. Path #10: Recovery slack is -0.539 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.144 
           64. Path #2: Removal slack is 0.145 
           65. Path #3: Removal slack is 0.145 
           66. Path #4: Removal slack is 0.145 
           67. Path #5: Removal slack is 0.145 
           68. Path #6: Removal slack is 0.145 
           69. Path #7: Removal slack is 0.146 
           70. Path #8: Removal slack is 0.147 
           71. Path #9: Removal slack is 0.149 
           72. Path #10: Removal slack is 0.149 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 14:06:17 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/atax/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 250.06 MHz ; 250.06 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.999 ; -5831.917     ; 6617               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.014 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.612 ; -504.701      ; 2188               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.144 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -737.702      ; 1449               ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 18, or 18.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 9, or 9.5%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 4.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 9.18e-06 years or 289 seconds.
Typical MTBF of Design is 52.3 years or 1.65e+09 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Number of Synchronizer Chains Found With Unsafe MTBF: 90
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.442 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 30040    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.999           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 28910    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.014            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3537     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.612           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3537     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.144            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.999 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.999 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.965      ; Slow 900mV -40C Model           ;
; -2.992 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.961      ; Slow 900mV -40C Model           ;
; -2.980 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.051     ; 3.941      ; Slow 900mV -40C Model           ;
; -2.977 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.050     ; 3.939      ; Slow 900mV -40C Model           ;
; -2.973 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ; clock        ; clock       ; 1.000        ; -0.051     ; 3.937      ; Slow 900mV -40C Model           ;
; -2.970 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ; clock        ; clock       ; 1.000        ; -0.050     ; 3.935      ; Slow 900mV -40C Model           ;
; -2.963 ; atax_A_reg[6]                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.051     ; 3.924      ; Slow 900mV -40C Model           ;
; -2.962 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.940      ; Slow 900mV -40C Model           ;
; -2.960 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.929      ; Slow 900mV -40C Model           ;
; -2.958 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.051     ; 3.919      ; Slow 900mV -40C Model           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.999 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.077                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.078                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.999 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.965  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.642       ; 89         ; 0.000 ; 3.131 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.191       ; 30         ; 0.008 ; 0.321 ;
;    Cell                ;        ; 23    ; 2.555       ; 64         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.112   ; 4.112   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.112 ;   3.131 ; RR ; IC     ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clk                                                                          ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1                                                                              ;
; 8.077   ; 3.965   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.331 ;   0.219 ; RR ; uTco   ; 1      ; FF_X94_Y129_N31       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|q                                                                            ;
;   4.483 ;   0.152 ; RR ; CELL   ; 6      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1~la_mlab/laboutb[0]                                                           ;
;   4.676 ;   0.193 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datac                ;
;   4.825 ;   0.149 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.829 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.986 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.029 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.033 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.336 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.969 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.977 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.091 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.091 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.294 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.299 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.620 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.248 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.263 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.464 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                             ;
;   7.479 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                              ;
;   7.588 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                             ;
;   7.588 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                              ;
;   7.618 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                             ;
;   7.618 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                              ;
;   7.645 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|cout                                                                                                                             ;
;   7.645 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~221|cin                                                                                                                              ;
;   7.676 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~225|cout                                                                                                                             ;
;   7.676 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~229|cin                                                                                                                              ;
;   7.894 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233|sumout                                                                                                                           ;
;   7.898 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233~la_lab/laboutt[19]                                                                                                               ;
;   8.077 ;   0.179 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                ;
;   8.077 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.078   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.992 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.073                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.081                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.992 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.961  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.642       ; 89         ; 0.000 ; 3.131 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.403       ; 35         ; 0.008 ; 0.406 ;
;    Cell                ;        ; 17    ; 2.339       ; 59         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.112   ; 4.112   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.112 ;   3.131 ; RR ; IC     ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clk                                                                          ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1                                                                              ;
; 8.073   ; 3.961   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.331 ;   0.219 ; RR ; uTco   ; 1      ; FF_X94_Y129_N31       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|q                                                                            ;
;   4.483 ;   0.152 ; RR ; CELL   ; 6      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1~la_mlab/laboutb[0]                                                           ;
;   4.676 ;   0.193 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datac                ;
;   4.825 ;   0.149 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.829 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.986 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.029 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.033 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.336 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.969 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.977 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.091 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.091 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.294 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.299 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.620 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.236 ;   0.616 ; FF ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.251 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.404 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X93_Y127_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~157|cin                                                                                                                              ;
;   7.430 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X93_Y127_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~161|cout                                                                                                                             ;
;   7.430 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y127_N36  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~165|cin                                                                                                                              ;
;   7.663 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169|sumout                                                                                                                           ;
;   7.667 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169~la_lab/laboutb[7]                                                                                                                ;
;   8.073 ;   0.406 ; FF ; IC     ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|portadatain[0]                                                                ;
;   8.073 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.081   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N12 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.980 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.058                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.078                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.980 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.941  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 89         ; 0.511 ; 3.136 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.196       ; 30         ; 0.000 ; 0.321 ;
;    Cell                ;        ; 24    ; 2.534       ; 64         ; 0.000 ; 0.657 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.117   ; 4.117   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.117 ;   3.136 ; RR ; IC     ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; 8.058   ; 3.941   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.328 ;   0.211 ; RR ; uTco   ; 1      ; FF_X96_Y129_N26       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.460 ;   0.132 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[17]                                                                                                                                                                                                                                                                                                                                                 ;
;   4.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.460 ;   0.000 ; RR ; CELL   ; 73     ; Boundary Port         ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.668 ;   0.208 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32|datae              ;
;   4.791 ;   0.123 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32|combout            ;
;   4.795 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32~la_lab/laboutb[18] ;
;   4.953 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33|dataf              ;
;   4.997 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33|combout            ;
;   5.001 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33~la_lab/laboutt[3]  ;
;   5.293 ;   0.292 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~17|dataf                                                                                                                              ;
;   5.950 ;   0.657 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                               ;
;   5.958 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                                ;
;   6.072 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                               ;
;   6.072 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                                ;
;   6.275 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                             ;
;   6.280 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                 ;
;   6.601 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                              ;
;   7.229 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                              ;
;   7.244 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                               ;
;   7.445 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                              ;
;   7.460 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                               ;
;   7.569 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                              ;
;   7.569 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                               ;
;   7.599 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                              ;
;   7.599 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                               ;
;   7.626 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|cout                                                                                                                              ;
;   7.626 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~221|cin                                                                                                                               ;
;   7.657 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~225|cout                                                                                                                              ;
;   7.657 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~229|cin                                                                                                                               ;
;   7.875 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233|sumout                                                                                                                            ;
;   7.879 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233~la_lab/laboutt[19]                                                                                                                ;
;   8.058 ;   0.179 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                 ;
;   8.058 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.078   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.977 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.055                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.078                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.977 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.939  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.646       ; 89         ; 0.000 ; 3.135 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.200       ; 30         ; 0.008 ; 0.321 ;
;    Cell                ;        ; 23    ; 2.520       ; 64         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.116   ; 4.116   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.116 ;   3.135 ; RR ; IC     ; 1      ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                      ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                          ;
; 8.055   ; 3.939   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.335 ;   0.219 ; RR ; uTco   ; 1      ; FF_X95_Y129_N16       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                        ;
;   4.462 ;   0.127 ; RR ; CELL   ; 508    ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_lab/laboutt[10]                                                                                       ;
;   4.664 ;   0.202 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datad                ;
;   4.803 ;   0.139 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.807 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.964 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.007 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.011 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.314 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.947 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.955 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.069 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.069 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.272 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.277 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.598 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.226 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.241 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.442 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                             ;
;   7.457 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                              ;
;   7.566 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                             ;
;   7.566 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                              ;
;   7.596 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                             ;
;   7.596 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                              ;
;   7.623 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|cout                                                                                                                             ;
;   7.623 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~221|cin                                                                                                                              ;
;   7.654 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~225|cout                                                                                                                             ;
;   7.654 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~229|cin                                                                                                                              ;
;   7.872 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233|sumout                                                                                                                           ;
;   7.876 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233~la_lab/laboutt[19]                                                                                                               ;
;   8.055 ;   0.179 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                ;
;   8.055 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.078   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.973 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.054                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.081                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.973 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.937  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 89         ; 0.511 ; 3.136 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.408       ; 36         ; 0.000 ; 0.406 ;
;    Cell                ;        ; 18    ; 2.318       ; 59         ; 0.000 ; 0.657 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.117   ; 4.117   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.117 ;   3.136 ; RR ; IC     ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; 8.054   ; 3.937   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.328 ;   0.211 ; RR ; uTco   ; 1      ; FF_X96_Y129_N26       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.460 ;   0.132 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[17]                                                                                                                                                                                                                                                                                                                                                 ;
;   4.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.460 ;   0.000 ; RR ; CELL   ; 73     ; Boundary Port         ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.668 ;   0.208 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32|datae              ;
;   4.791 ;   0.123 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32|combout            ;
;   4.795 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_32~la_lab/laboutb[18] ;
;   4.953 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33|dataf              ;
;   4.997 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33|combout            ;
;   5.001 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~2_RESYN_33~la_lab/laboutt[3]  ;
;   5.293 ;   0.292 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~17|dataf                                                                                                                              ;
;   5.950 ;   0.657 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                               ;
;   5.958 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                                ;
;   6.072 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                               ;
;   6.072 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                                ;
;   6.275 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                             ;
;   6.280 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                 ;
;   6.601 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                              ;
;   7.217 ;   0.616 ; FF ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                              ;
;   7.232 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                               ;
;   7.385 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X93_Y127_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~157|cin                                                                                                                               ;
;   7.411 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X93_Y127_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~161|cout                                                                                                                              ;
;   7.411 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y127_N36  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~165|cin                                                                                                                               ;
;   7.644 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169|sumout                                                                                                                            ;
;   7.648 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169~la_lab/laboutb[7]                                                                                                                 ;
;   8.054 ;   0.406 ; FF ; IC     ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|portadatain[0]                                                                 ;
;   8.054 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.081   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N12 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.970 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.051                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.081                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.970 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.935  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.646       ; 89         ; 0.000 ; 3.135 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.412       ; 36         ; 0.008 ; 0.406 ;
;    Cell                ;        ; 17    ; 2.304       ; 59         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.116   ; 4.116   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.116 ;   3.135 ; RR ; IC     ; 1      ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                      ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                          ;
; 8.051   ; 3.935   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.335 ;   0.219 ; RR ; uTco   ; 1      ; FF_X95_Y129_N16       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                        ;
;   4.462 ;   0.127 ; RR ; CELL   ; 508    ; FF_X95_Y129_N16       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_lab/laboutt[10]                                                                                       ;
;   4.664 ;   0.202 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datad                ;
;   4.803 ;   0.139 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.807 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.964 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.007 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.011 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.314 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.947 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.955 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.069 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.069 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.272 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.277 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.598 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.214 ;   0.616 ; FF ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.229 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.382 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X93_Y127_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~157|cin                                                                                                                              ;
;   7.408 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X93_Y127_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~161|cout                                                                                                                             ;
;   7.408 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y127_N36  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~165|cin                                                                                                                              ;
;   7.641 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169|sumout                                                                                                                           ;
;   7.645 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169~la_lab/laboutb[7]                                                                                                                ;
;   8.051 ;   0.406 ; FF ; IC     ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|portadatain[0]                                                                ;
;   8.051 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.081   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N12 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.963 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[6]                                                                                                                                                                                                                                                                                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.041                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.078                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.963 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.924  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 89         ; 0.511 ; 3.136 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.147       ; 29         ; 0.000 ; 0.321 ;
;    Cell                ;        ; 24    ; 2.567       ; 65         ; 0.000 ; 0.628 ;
;    uTco                ;        ; 1     ; 0.210       ; 5          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.117   ; 4.117   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.117 ;   3.136 ; RR ; IC     ; 1      ; FF_X96_Y129_N56       ; High Speed ; atax_A_reg[6]|clk                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y129_N56       ; High Speed ; atax_A_reg[6]                                                                                                                                                                                                                                                                                                                                                                        ;
; 8.041   ; 3.924   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.327 ;   0.210 ; RR ; uTco   ; 1      ; FF_X96_Y129_N56       ;            ; atax_A_reg[6]|q                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.436 ;   0.109 ; RR ; CELL   ; 1      ; FF_X96_Y129_N56       ; High Speed ; atax_A_reg[6]~la_mlab/laboutb[17]                                                                                                                                                                                                                                                                                                                                                    ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|A[6]|input                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.000 ; RR ; CELL   ; 3      ; Boundary Port         ;            ; atax_inst|A[6]                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.576 ;   0.140 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datab                ;
;   4.830 ;   0.254 ; RR ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.834 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   5.000 ;   0.166 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.040 ;   0.040 ; RR ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.044 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.347 ;   0.303 ; RR ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.933 ;   0.586 ; RF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.941 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.055 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.055 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.258 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.263 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.584 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.212 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.227 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.428 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                             ;
;   7.443 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                              ;
;   7.552 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                             ;
;   7.552 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                              ;
;   7.582 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                             ;
;   7.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                              ;
;   7.609 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|cout                                                                                                                             ;
;   7.609 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~221|cin                                                                                                                              ;
;   7.640 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~225|cout                                                                                                                             ;
;   7.640 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~229|cin                                                                                                                              ;
;   7.858 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233|sumout                                                                                                                           ;
;   7.862 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233~la_lab/laboutt[19]                                                                                                               ;
;   8.041 ;   0.179 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                ;
;   8.041 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.078   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.962 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.052                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.090                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.962 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.940  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.642       ; 89         ; 0.000 ; 3.131 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.372       ; 35         ; 0.008 ; 0.375 ;
;    Cell                ;        ; 21    ; 2.349       ; 60         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.112   ; 4.112   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.112 ;   3.131 ; RR ; IC     ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clk                                                                          ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1                                                                              ;
; 8.052   ; 3.940   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.331 ;   0.219 ; RR ; uTco   ; 1      ; FF_X94_Y129_N31       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|q                                                                            ;
;   4.483 ;   0.152 ; RR ; CELL   ; 6      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1~la_mlab/laboutb[0]                                                           ;
;   4.676 ;   0.193 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datac                ;
;   4.825 ;   0.149 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.829 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.986 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.029 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.033 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.336 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.969 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.977 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.091 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.091 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.294 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.299 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.620 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.236 ;   0.616 ; FF ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.251 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.404 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X93_Y127_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~157|cin                                                                                                                              ;
;   7.430 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X93_Y127_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~161|cout                                                                                                                             ;
;   7.430 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y127_N36  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~165|cin                                                                                                                              ;
;   7.462 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X93_Y127_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~169|cout                                                                                                                             ;
;   7.462 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y127_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~173|cin                                                                                                                              ;
;   7.485 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X93_Y127_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~177|cout                                                                                                                             ;
;   7.485 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y127_N48  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~181|cin                                                                                                                              ;
;   7.673 ;   0.188 ; FR ; CELL   ; 1      ; LABCELL_X93_Y127_N48  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~181|sumout                                                                                                                           ;
;   7.677 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N48  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~181~la_lab/laboutb[13]                                                                                                               ;
;   8.052 ;   0.375 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48|portadatain[0]                                                                ;
;   8.052 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.090   ; 0.024   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N30 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.960 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.041                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.081                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.960 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.929  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.642       ; 89         ; 0.000 ; 3.131 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.213       ; 31         ; 0.008 ; 0.321 ;
;    Cell                ;        ; 19    ; 2.497       ; 64         ; 0.000 ; 0.633 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.112   ; 4.112   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   4.112 ;   3.131 ; RR ; IC     ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clk                                                                          ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1                                                                              ;
; 8.041   ; 3.929   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.331 ;   0.219 ; RR ; uTco   ; 1      ; FF_X94_Y129_N31       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|q                                                                            ;
;   4.483 ;   0.152 ; RR ; CELL   ; 6      ; FF_X94_Y129_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1~la_mlab/laboutb[0]                                                           ;
;   4.676 ;   0.193 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|datac                ;
;   4.825 ;   0.149 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN|combout              ;
;   4.829 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN~la_lab/laboutt[4]    ;
;   4.986 ;   0.157 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|dataf             ;
;   5.029 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34|combout           ;
;   5.033 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~1_RESYN_34~la_lab/laboutb[3] ;
;   5.336 ;   0.303 ; FF ; IC     ; 5      ; MLABCELL_X94_Y128_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~9|dataf                                                                                                                              ;
;   5.969 ;   0.633 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                              ;
;   5.977 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                               ;
;   6.091 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                              ;
;   6.091 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                               ;
;   6.294 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                            ;
;   6.299 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                                ;
;   6.620 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                             ;
;   7.248 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                             ;
;   7.263 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                              ;
;   7.464 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                             ;
;   7.479 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                              ;
;   7.588 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                             ;
;   7.588 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                              ;
;   7.618 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                             ;
;   7.618 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                              ;
;   7.836 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|sumout                                                                                                                           ;
;   7.840 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217~la_lab/laboutt[10]                                                                                                               ;
;   8.041 ;   0.201 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57|portadatain[0]                                                                ;
;   8.041 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.081   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N27 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.958 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 8.036                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.078                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.958 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.919  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 89         ; 0.511 ; 3.136 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.170       ; 30         ; 0.000 ; 0.321 ;
;    Cell                ;        ; 24    ; 2.538       ; 65         ; 0.000 ; 0.628 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.272       ; 89         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.117   ; 4.117   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.117 ;   3.136 ; RR ; IC     ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 8.036   ; 3.919   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.328 ;   0.211 ; RR ; uTco   ; 1      ; FF_X96_Y129_N26       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.460 ;   0.132 ; RR ; CELL   ; 1      ; FF_X96_Y129_N26       ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[17]                                                                                                                                                                                                                                                                                                                                        ;
;   4.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.460 ;   0.000 ; RR ; CELL   ; 73     ; Boundary Port         ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.664 ;   0.204 ; RR ; IC     ; 1      ; LABCELL_X95_Y129_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax1|source_out[0]~20|dataa                                                                                                                ;
;   4.899 ;   0.235 ; RF ; CELL   ; 1      ; LABCELL_X95_Y129_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax1|source_out[0]~20|combout                                                                                                              ;
;   4.903 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X95_Y129_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024a20i32_unnamed_atax3_atax1|source_out[0]~20~la_lab/laboutt[8]                                                                                                    ;
;   5.054 ;   0.151 ; FF ; IC     ; 1      ; LABCELL_X95_Y129_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~9|datae              ;
;   5.204 ;   0.150 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~9|combout            ;
;   5.208 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y129_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|data_out[0]~9~la_lab/laboutb[11] ;
;   5.485 ;   0.277 ; FF ; IC     ; 3      ; MLABCELL_X94_Y128_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~73|datad                                                                                                                     ;
;   5.928 ;   0.443 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y128_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~77|cout                                                                                                                      ;
;   5.936 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X94_Y127_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~81|cin                                                                                                                       ;
;   6.050 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~85|cout                                                                                                                      ;
;   6.050 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|cin                                                                                                                       ;
;   6.253 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89|sumout                                                                                                                    ;
;   6.258 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X94_Y127_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_10~89~la_mlab/laboutt[5]                                                                                                        ;
;   6.579 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X93_Y128_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~93|datac                                                                                                                     ;
;   7.207 ;   0.628 ; FR ; CELL   ; 1      ; LABCELL_X93_Y128_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~113|cout                                                                                                                     ;
;   7.222 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X93_Y127_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~117|cin                                                                                                                      ;
;   7.423 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X93_Y127_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.438 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X93_Y126_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.547 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.547 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.577 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.577 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.604 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.604 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X93_Y126_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.635 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X93_Y126_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~225|cout                                                                                                                     ;
;   7.635 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X93_Y126_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~229|cin                                                                                                                      ;
;   7.853 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233|sumout                                                                                                                   ;
;   7.857 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X93_Y126_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|add_11~233~la_lab/laboutt[19]                                                                                                       ;
;   8.036 ;   0.179 ; RR ; IC     ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                        ;
;   8.036 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.066   ; 4.066   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 7937   ; Boundary Port         ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.681 ;   2.918 ; RR ; IC   ; 1      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.681 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X92_Y126_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.066 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.078   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X92_Y126_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.014 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.015 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.015 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.016 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.020 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.021 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[1][0]                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.021 ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[5][0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[4][0]                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[8][0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.014 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.498                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.484                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 59         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.110       ; 41         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                      ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                    ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X107_Y121_N25    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y121_N25    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
; 2.498   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                          ;
;   2.342 ;   0.110 ; FF ; uTco   ; 2      ; FF_X107_Y121_N25    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|q   ;
;   2.498 ;   0.156 ; FF ; CELL   ; 1      ; FF_X107_Y121_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|d   ;
;   2.498 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y121_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                      ;
; 2.233   ; 2.233    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                    ;
;   2.500 ;   1.969  ; RR ; IC     ; 1      ; FF_X107_Y121_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.500 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y121_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.233 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 2.484   ; 0.251    ;    ; uTh    ; 1      ; FF_X107_Y121_N26    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.467                                                                                                                                                                                                                    ;
; Slack                           ; 0.015                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 60         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                              ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.482   ; 0.260   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                    ;
;   2.327 ;   0.105 ; FF ; uTco   ; 2      ; FF_X103_Y107_N49    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.482 ;   0.155 ; FF ; CELL   ; 1      ; FF_X103_Y107_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.482 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y107_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                              ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X103_Y107_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y107_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.222 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                      ;
; 2.467   ; 0.245    ;    ; uTh    ; 1      ; FF_X103_Y107_N50    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.015 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.487                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.472                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 58         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X105_Y125_N13    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y125_N13    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
; 2.487   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.332 ;   0.111 ; FF ; uTco   ; 2      ; FF_X105_Y125_N13    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|q   ;
;   2.487 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|d   ;
;   2.487 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X105_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 2.472   ; 0.251    ;    ; uTh    ; 1      ; FF_X105_Y125_N14    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.016 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 60         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X105_Y125_N55    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y125_N55    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
; 2.482   ; 0.261   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.326 ;   0.105 ; FF ; uTco   ; 2      ; FF_X105_Y125_N55    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|q   ;
;   2.482 ;   0.156 ; FF ; CELL   ; 1      ; FF_X105_Y125_N56    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|d   ;
;   2.482 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y125_N56    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X105_Y125_N56    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y125_N56    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 2.466   ; 0.245    ;    ; uTh    ; 1      ; FF_X105_Y125_N56    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist3_i_sfc_s_c0_in_for_body78_ataxs_c0_enter21717_atax4_aunroll_x_out_c0_exit228_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.020 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.486                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                      ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                    ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X107_Y121_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y121_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
; 2.486   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                          ;
;   2.331 ;   0.099 ; FF ; uTco   ; 2      ; FF_X107_Y121_N37    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|q   ;
;   2.486 ;   0.155 ; FF ; CELL   ; 1      ; FF_X107_Y121_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|d   ;
;   2.486 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y121_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                      ;
; 2.233   ; 2.233    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                    ;
;   2.500 ;   1.969  ; RR ; IC     ; 1      ; FF_X107_Y121_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.500 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y121_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.233 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 2.466   ; 0.233    ;    ; uTh    ; 1      ; FF_X107_Y121_N38    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist8_i_llvm_fpga_pipeline_keep_going_atax0_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[1][0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.491                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.023       ; 90         ; 0.000 ; 1.839 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.257       ; 90         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 2.247   ; 2.247   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   2.247 ;   1.839 ; RR ; IC     ; 1      ; FF_X111_Y116_N44    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[1][0]|clk ;
;   2.247 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y116_N44    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[1][0]     ;
; 2.512   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                         ;
;   2.353 ;   0.106 ; FF ; uTco   ; 1      ; FF_X111_Y116_N44    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[1][0]|q   ;
;   2.512 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y116_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]|d   ;
;   2.512 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y116_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 2.247   ; 2.247    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   2.515 ;   1.984  ; RR ; IC     ; 1      ; FF_X111_Y116_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]|clk ;
;   2.515 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y116_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]     ;
;   2.247 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                           ;
; 2.491   ; 0.244    ;    ; uTh    ; 1      ; FF_X111_Y116_N43    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[2][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                    ;
; Data Arrival Time               ; 2.504                                                                                                                                                                                       ;
; Data Required Time              ; 2.483                                                                                                                                                                                       ;
; Slack                           ; 0.021                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.024       ; 90         ; 0.000 ; 1.840 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                 ;
; 2.248   ; 2.248   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                               ;
;   2.248 ;   1.840 ; RR ; IC     ; 1      ; FF_X111_Y117_N2     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]|clk                                                                                 ;
;   2.248 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y117_N2     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]                                                                                     ;
; 2.504   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                     ;
;   2.345 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y117_N2     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]|q                                                                                   ;
;   2.504 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y117_N1     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]|d ;
;   2.504 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y117_N1     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                   ;
; 2.248   ; 2.248    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                 ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y117_N1     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y117_N1     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]     ;
;   2.248 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                         ;
; 2.483   ; 0.235    ;    ; uTh    ; 1      ; FF_X111_Y117_N1     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[5][0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X103_Y108_N44    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[5][0]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y108_N44    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[5][0]     ;
; 2.481   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; FF ; uTco   ; 1      ; FF_X103_Y108_N44    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[5][0]|q   ;
;   2.481 ;   0.159 ; FF ; CELL   ; 1      ; FF_X103_Y108_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y108_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X103_Y108_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y108_N43    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
; 2.460   ; 0.235    ;    ; uTh    ; 1      ; FF_X103_Y108_N43    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[6][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[4][0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.461                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                               ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X107_Y112_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[4][0]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y112_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[4][0]     ;
; 2.482   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                     ;
;   2.323 ;   0.097 ; FF ; uTco   ; 1      ; FF_X107_Y112_N2     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[4][0]|q   ;
;   2.482 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y112_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]|d   ;
;   2.482 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y112_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                               ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X107_Y112_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y112_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 2.461   ; 0.235    ;    ; uTh    ; 1      ; FF_X107_Y112_N1     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist16_i_masked43_atax39_q_10|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[8][0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X103_Y108_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[8][0]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y108_N38    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[8][0]     ;
; 2.481   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; FF ; uTco   ; 1      ; FF_X103_Y108_N38    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[8][0]|q   ;
;   2.481 ;   0.159 ; FF ; CELL   ; 1      ; FF_X103_Y108_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y108_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X103_Y108_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y108_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
; 2.460   ; 0.235    ;    ; uTh    ; 1      ; FF_X103_Y108_N37    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp62104_pop49_atax44_out_data_out_10|delays[9][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.612 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.612 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate                                                                         ; clock        ; clock       ; 1.000        ; -0.072     ; 1.416      ; Slow 900mV 100C Model           ;
; -0.612 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                   ; clock        ; clock       ; 1.000        ; -0.064     ; 1.439      ; Slow 900mV 100C Model           ;
; -0.587 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1                                                                       ; clock        ; clock       ; 1.000        ; -0.072     ; 1.416      ; Slow 900mV 100C Model           ;
; -0.576 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg           ; clock        ; clock       ; 1.000        ; -0.070     ; 1.382      ; Slow 900mV 100C Model           ;
; -0.557 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.070     ; 1.382      ; Slow 900mV 100C Model           ;
; -0.543 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]                                                                                                   ; clock        ; clock       ; 1.000        ; -0.054     ; 1.357      ; Slow 900mV 100C Model           ;
; -0.542 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]                                                                 ; clock        ; clock       ; 1.000        ; -0.054     ; 1.357      ; Slow 900mV 100C Model           ;
; -0.542 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]          ; clock        ; clock       ; 1.000        ; -0.054     ; 1.357      ; Slow 900mV 100C Model           ;
; -0.542 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]                                                                                        ; clock        ; clock       ; 1.000        ; -0.054     ; 1.357      ; Slow 900mV 100C Model           ;
; -0.539 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]                                                                                                                                                                                           ; clock        ; clock       ; 1.000        ; -0.054     ; 1.357      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.612 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                        ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.541                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.929                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.612 (VIOLATED)                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.072 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.120       ; 79         ; 0.000 ; 1.120 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.949 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                         ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                             ;
; 5.541   ; 1.416   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                  ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                           ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                          ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                     ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                           ;
;   5.541 ;   1.120 ; RR ; IC     ; 1      ; FF_X94_Y129_N32     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate|clrn ;
;   5.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N32     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 5.053   ; 4.053   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                           ;
;   4.665 ;   2.949 ; RR ; IC     ; 1      ; FF_X94_Y129_N32     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate|clk ;
;   4.665 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N32     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate     ;
;   5.053 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 4.929   ; -0.124  ;    ; uTsu   ; 1      ; FF_X94_Y129_N32     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.612 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                              ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.564                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.952                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.612 (VIOLATED)                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.439  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.143       ; 79         ; 0.000 ; 1.143 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.297       ; 90         ; 0.000 ; 2.957 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                    ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                             ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                               ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                   ;
; 5.564   ; 1.439   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                        ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                 ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                           ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                 ;
;   5.564 ;   1.143 ; RR ; IC     ; 1      ; FF_X95_Y129_N16     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clrn ;
;   5.564 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y129_N16     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                   ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                 ;
;   4.673 ;   2.957 ; RR ; IC     ; 1      ; FF_X95_Y129_N16     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk ;
;   4.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y129_N16     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
;   5.061 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                         ;
; 4.952   ; -0.109  ;    ; uTsu   ; 1      ; FF_X95_Y129_N16     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.587 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 5.541                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.954                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -0.587 (VIOLATED)                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.072 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.120       ; 79         ; 0.000 ; 1.120 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.289       ; 90         ; 0.000 ; 2.949 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                        ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                          ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                         ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                           ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                               ;
; 5.541   ; 1.416   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                    ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                             ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                            ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                       ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                             ;
;   5.541 ;   1.120 ; RR ; IC     ; 1      ; FF_X94_Y129_N31     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clrn ;
;   5.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                               ;
; 5.053   ; 4.053   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.665 ;   2.949 ; RR ; IC     ; 1      ; FF_X94_Y129_N31     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1|clk ;
;   4.665 ;   0.000 ; RR ; CELL   ; 1      ; FF_X94_Y129_N31     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
;   5.053 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.954   ; -0.099  ;    ; uTsu   ; 1      ; FF_X94_Y129_N31     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~_Duplicate_1     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.576 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.507                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.931                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.576 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.070 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.382  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.086       ; 79         ; 0.000 ; 1.086 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.291       ; 90         ; 0.000 ; 2.951 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                            ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                     ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                           ;
; 5.507   ; 1.382   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                         ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                                                                                        ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                   ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                         ;
;   5.507 ;   1.086 ; RR ; IC     ; 1      ; FF_X95_Y127_N23     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg|clrn ;
;   5.507 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y127_N23     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 5.055   ; 4.055   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                         ;
;   4.667 ;   2.951 ; RR ; IC     ; 1      ; FF_X95_Y127_N23     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg|clk ;
;   4.667 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y127_N23     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg     ;
;   5.055 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.931   ; -0.124  ;    ; uTsu   ; 1      ; FF_X95_Y127_N23     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.557 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.507                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.950                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.557 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.070 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.382  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.086       ; 79         ; 0.000 ; 1.086 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.291       ; 90         ; 0.000 ; 2.951 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                               ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.507   ; 1.382   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                                                                                                  ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.507 ;   1.086 ; RR ; IC     ; 1      ; FF_X95_Y127_N22     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE|clrn ;
;   5.507 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y127_N22     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.055   ; 4.055   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.667 ;   2.951 ; RR ; IC     ; 1      ; FF_X95_Y127_N22     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE|clk ;
;   4.667 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y127_N22     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE     ;
;   5.055 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.950   ; -0.105  ;    ; uTsu   ; 1      ; FF_X95_Y127_N22     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax17|thei_llvm_fpga_ffwd_dest_p1024a20i32_a4824_atax1|gen_stallable.valid_reg~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.543 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                              ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.482                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.543 (VIOLATED)                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.357  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.061       ; 78         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.307       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                    ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                             ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                               ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                   ;
; 5.482   ; 1.357   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                        ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                 ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                           ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                 ;
;   5.482 ;   1.061 ; RR ; IC     ; 1      ; FF_X102_Y125_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]|clrn ;
;   5.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                   ;
; 5.071   ; 4.071   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                 ;
;   4.683 ;   2.967 ; RR ; IC     ; 1      ; FF_X102_Y125_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]|clk ;
;   4.683 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N2     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]     ;
;   5.071 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                         ;
; 4.939   ; -0.132  ;    ; uTsu   ; 1      ; FF_X102_Y125_N2     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist8_i_masked80_atax32_q_2_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.542 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.482                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.542 (VIOLATED)                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.357  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.061       ; 78         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.307       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                      ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                               ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                 ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                     ;
; 5.482   ; 1.357   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                   ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                                  ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                             ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                   ;
;   5.482 ;   1.061 ; RR ; IC     ; 1      ; FF_X102_Y125_N32    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]|clrn ;
;   5.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N32    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 5.071   ; 4.071   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   4.683 ;   2.967 ; RR ; IC     ; 1      ; FF_X102_Y125_N32    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]|clk ;
;   4.683 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N32    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]     ;
;   5.071 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                           ;
; 4.940   ; -0.131  ;    ; uTsu   ; 1      ; FF_X102_Y125_N32    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going71_atax6_out_data_out_2_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.542 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                       ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 5.482                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; -0.542 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.357  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.061       ; 78         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.307       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                             ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                      ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                            ;
; 5.482   ; 1.357   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                                                                                                         ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                    ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                          ;
;   5.482 ;   1.061 ; RR ; IC     ; 1      ; FF_X102_Y125_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]|clrn ;
;   5.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                          ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                            ;
; 5.071   ; 4.071   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                          ;
;   4.683 ;   2.967 ; RR ; IC     ; 1      ; FF_X102_Y125_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]|clk ;
;   4.683 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]     ;
;   5.071 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                  ;
; 4.940   ; -0.131  ;    ; uTsu   ; 1      ; FF_X102_Y125_N29    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push29_atax29|thei_llvm_fpga_push_i2_cleanups74_push29_atax1|fifo|r_valid_NO_SHIFT_REG[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.542 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.482                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.542 (VIOLATED)                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.357  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.061       ; 78         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.307       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                          ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                              ;
; 5.482   ; 1.357   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                            ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                                           ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                      ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                            ;
;   5.482 ;   1.061 ; RR ; IC     ; 1      ; FF_X102_Y125_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]|clrn ;
;   5.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                              ;
; 5.071   ; 4.071   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                      ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                            ;
;   4.683 ;   2.967 ; RR ; IC     ; 1      ; FF_X102_Y125_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]|clk ;
;   4.683 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N50    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]     ;
;   5.071 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 4.940   ; -0.131  ;    ; uTsu   ; 1      ; FF_X102_Y125_N50    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_ataxs_c0_enter13818_atax0_aunroll_x|redist14_i_first_cleanup_xor77_atax4_q_2_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.539 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.482                                                                                                                                                                               ;
; Data Required Time              ; 4.943                                                                                                                                                                               ;
; Slack                           ; -0.539 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.357  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.486 ; 3.213 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.061       ; 78         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.195       ; 14         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.307       ; 90         ; 0.000 ; 2.967 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.125   ; 4.125   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.125 ;   3.213 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.482   ; 1.357   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.320 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.421 ;   0.101 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                        ;
;   4.421 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                   ;
;   4.421 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                         ;
;   5.482 ;   1.061 ; RR ; IC     ; 1      ; FF_X102_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]|clrn ;
;   5.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 5.071   ; 4.071   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                         ;
;   4.683 ;   2.967 ; RR ; IC     ; 1      ; FF_X102_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]|clk ;
;   4.683 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y125_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]     ;
;   5.071 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.943   ; -0.128  ;    ; uTsu   ; 1      ; FF_X102_Y125_N14    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|SE_out_i_sfc_s_c0_in_for_body8_ataxs_c0_enter13818_atax1_aunroll_x_fromReg0[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.144 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.144 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0  ; clock        ; clock       ; 0.000        ; 0.017      ; 0.281      ; Fast 900mV -40C Model           ;
; 0.145 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                      ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.145 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                       ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.145 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                       ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.145 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.145 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                  ; clock        ; clock       ; 0.000        ; 0.012      ; 0.226      ; Fast 900mV -40C Model           ;
; 0.146 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.147 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                      ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.149 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                      ; clock        ; clock       ; 0.000        ; 0.012      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.149 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2] ; clock        ; clock       ; 0.000        ; 0.008      ; 0.216      ; Fast 900mV -40C Model           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.144 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.509                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.365                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.281 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.004       ; 90         ; 0.184 ; 1.820 ;
;    Cell                ;       ; 2     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.142       ; 51         ; 0.000 ; 0.142 ;
;    Cell                ;       ; 3     ; 0.043       ; 15         ; 0.000 ; 0.043 ;
;    uTco                ;       ; 1     ; 0.096       ; 34         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.243       ; 90         ; 0.000 ; 1.970 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                           ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                               ;
; 2.509   ; 0.281   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.324 ;   0.096 ; RR ; uTco   ; 1      ; FF_X102_Y116_N46    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                             ;
;   2.367 ;   0.043 ; RR ; CELL   ; 1      ; FF_X102_Y116_N46    ; High Speed ; sync_resetn[2]~la_lab/laboutb[10]                                                                                                                                                                                                                                            ;
;   2.367 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                       ;
;   2.367 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                             ;
;   2.509 ;   0.142 ; RR ; IC     ; 1      ; MPDSP_X100_Y116_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0|aclr[0] ;
;   2.509 ;   0.000 ; RR ; CELL   ; 27     ; MPDSP_X100_Y116_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                             ;
; 2.245   ; 2.245    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                             ;
;   2.501 ;   1.970  ; RR ; IC   ; 2      ; MPDSP_X100_Y116_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0|clk[0] ;
;   2.501 ;   0.000  ; RR ; CELL ; 27     ; MPDSP_X100_Y116_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0   ;
;   2.245 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                     ;
; 2.365   ; 0.120    ;    ; uTh  ; 27     ; MPDSP_X100_Y116_N0  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0   ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.145 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N31    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                            ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N31    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                             ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                           ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N31    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N31    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                   ;
; 2.292   ; 0.058    ;    ; uTh    ; 1      ; FF_X104_Y107_N31    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.145 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                             ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                          ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N49    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                  ;
; 2.292   ; 0.058    ;    ; uTh    ; 1      ; FF_X104_Y107_N49    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.145 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N11    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N11    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                          ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N11    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N11    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                  ;
; 2.292   ; 0.058    ;    ; uTh    ; 1      ; FF_X104_Y107_N11    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.145 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                           ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                              ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                            ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N37    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                    ;
; 2.292   ; 0.058    ;    ; uTh    ; 1      ; FF_X104_Y107_N37    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.145 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.457                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.312                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.226 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.007       ; 90         ; 0.000 ; 1.823 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.084       ; 37         ; 0.084 ; 0.084 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 42         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.240       ; 90         ; 0.000 ; 1.967 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 2.231   ; 2.231   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   2.231 ;   1.823 ; RR ; IC     ; 1      ; FF_X108_Y123_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.231 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y123_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.457   ; 0.226   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   2.326 ;   0.095 ; RR ; uTco   ; 1      ; FF_X108_Y123_N26    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.047 ; RR ; CELL   ; 9      ; FF_X108_Y123_N26    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.457 ;   0.084 ; RR ; IC     ; 1      ; FF_X107_Y123_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                          ;
;   2.457 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y123_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 2.243   ; 2.243    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   2.498 ;   1.967  ; RR ; IC     ; 1      ; FF_X107_Y123_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.498 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y123_N1     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.243 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 2.312   ; 0.069    ;    ; uTh    ; 1      ; FF_X107_Y123_N1     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.146 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.291                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clrn                                                           ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                              ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                            ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N29    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                    ;
; 2.291   ; 0.057    ;    ; uTh    ; 1      ; FF_X104_Y107_N29    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.147 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.290                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N17    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                            ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N17    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                             ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                           ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N17    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N17    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                   ;
; 2.290   ; 0.056    ;    ; uTh    ; 1      ; FF_X104_Y107_N17    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.149 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.437                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.288                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.149                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.437   ; 0.215   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X103_Y107_N46    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.364 ;   0.045 ; RR ; CELL   ; 9      ; FF_X103_Y107_N46    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[10] ;
;   2.437 ;   0.073 ; RR ; IC     ; 1      ; FF_X104_Y107_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   2.437 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y107_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                             ;
; 2.234   ; 2.234    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                           ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X104_Y107_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y107_N14    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.234 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                   ;
; 2.288   ; 0.054    ;    ; uTh    ; 1      ; FF_X104_Y107_N14    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.149 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.430                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.281                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.149                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.216 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.806 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.074       ; 34         ; 0.074 ; 0.074 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.219       ; 90         ; 0.000 ; 1.946 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 2.214   ; 2.214   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                           ;
;   2.214 ;   1.806 ; RR ; IC     ; 1      ; FF_X91_Y127_N56     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.214 ;   0.000 ; RR ; CELL   ; 1      ; FF_X91_Y127_N56     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.430   ; 0.216   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   2.310 ;   0.096 ; RR ; uTco   ; 1      ; FF_X91_Y127_N56     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.046 ; RR ; CELL   ; 8      ; FF_X91_Y127_N56     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.430 ;   0.074 ; RR ; IC     ; 1      ; FF_X90_Y127_N35     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                           ;
;   2.430 ;   0.000 ; RR ; CELL   ; 1      ; FF_X90_Y127_N35     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                  ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 466    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7937   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                ;
;   2.477 ;   1.946  ; RR ; IC     ; 1      ; FF_X90_Y127_N35     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.477 ;   0.000  ; RR ; CELL   ; 1      ; FF_X90_Y127_N35     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.222 ;   -0.255 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                        ;
; 2.281   ; 0.059    ;    ; uTh    ; 1      ; FF_X90_Y127_N35     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax3|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 14:06:10 2023
    Info: System process ID: 55814
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/atax/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.999
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.999           -5831.917      6617      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.014               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.612
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.612            -504.701      2188      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.144
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.144               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -737.702      1449      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 18, or 18.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 9, or 9.5%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 4.2%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 95 synchronizer chains, 90 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 9.18e-06 years or 289 seconds.
    Critical Warning (19536): Typical MTBF of Design is 52.3 years or 1.65e+09 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 95
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 90
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.442 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2622 megabytes
    Info: Processing ended: Wed Apr  5 14:06:19 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 55814


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 323   ; 323  ;
; Unconstrained Input Port Paths  ; 325   ; 325  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_tmp[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.999    ; 0.014 ; -0.612   ; 0.144   ; -0.890              ;
;  clock           ; -2.999    ; 0.014 ; -0.612   ; 0.144   ; -0.890              ;
; Design-wide TNS  ; -5831.917 ; 0.0   ; -504.701 ; 0.0     ; -737.702            ;
;  clock           ; -5831.917 ; 0.000 ; -504.701 ; 0.000   ; -737.702            ;
+------------------+-----------+-------+----------+---------+---------------------+


