Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/liulei/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94b14afdcbfe47ada563402eb4aaf7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_10 -L xlslice_v1_0_1 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L mdm_v3_2_15 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_intc_v4_1_12 -L axi_uartlite_v2_0_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L xlconcat_v2_1_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_wrapper_behav xil_defaultlib.vga_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's_axi_awready' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/sim/vga.v:4901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 's_axi_bresp' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/sim/vga.v:4905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's_axi_bvalid' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/sim/vga.v:4906]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's_axi_wready' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/sim/vga.v:4914]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_0.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.math_real
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package fifo_generator_v13_2_3.fifo_generator_v13_2_3_pkg
Compiling package v_tc_v6_1_13.video_ctrl_pkg
Compiling package v_tc_v6_1_13.hwt_pkg
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.vga_PS2Receiver_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_0.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_0.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture vga_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.vga_axi_bram_ctrl_0_0 [vga_axi_bram_ctrl_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture vga_axi_gpio_0_0_arch of entity xil_defaultlib.vga_axi_gpio_0_0 [vga_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_intc_v4_1_12.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_12.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture vga_axi_intc_0_0_arch of entity xil_defaultlib.vga_axi_intc_0_0 [vga_axi_intc_0_0_default]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.vga_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1POBOFE
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.vga_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_X462Q8
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.vga_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1BE5XHX
Compiling module xil_defaultlib.s02_couplers_imp_6DY42J
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.vga_xbar_1
Compiling module xil_defaultlib.vga_axi_interconnect_0_0
Compiling architecture rtl of entity axi_uartlite_v2_0_22.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture vga_axi_uartlite_0_0_arch of entity xil_defaultlib.vga_axi_uartlite_0_0 [vga_axi_uartlite_0_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.vga_blk_mem_gen_0_0
Compiling module xil_defaultlib.button_control
Compiling module xil_defaultlib.vga_button_control_0_1
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture vga_axi_gpio_0_1_arch of entity xil_defaultlib.vga_axi_gpio_0_1 [vga_axi_gpio_0_1_default]
Compiling module xil_defaultlib.camera_button
Compiling module xil_defaultlib.vga_camera_button_0_0
Compiling module xil_defaultlib.camera_capture
Compiling module xil_defaultlib.vga_camera_capture_0_1
Compiling module xil_defaultlib.camera_register
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.camera_controller
Compiling module xil_defaultlib.vga_camera_controller_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.vga_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture vga_mdm_1_0_arch of entity xil_defaultlib.vga_mdm_1_0 [vga_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_0.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_0.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture imp of entity microblaze_v11_0_0.IAXI_Interface [\IAXI_Interface(c_instr_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.Icache [\Icache(c_target=artix7,c_allow_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000011111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture vga_microblaze_0_0_arch of entity xil_defaultlib.vga_microblaze_0_0 [vga_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_15VOJOI
Compiling module xil_defaultlib.m01_couplers_imp_KX62W7
Compiling module xil_defaultlib.m02_couplers_imp_1WFYH2H
Compiling module xil_defaultlib.m03_couplers_imp_BZSGA4
Compiling module xil_defaultlib.m04_couplers_imp_NXW3EC
Compiling module xil_defaultlib.m05_couplers_imp_12T5L81
Compiling module xil_defaultlib.m06_couplers_imp_F08TJ3
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.vga_auto_pc_0
Compiling module xil_defaultlib.m07_couplers_imp_1TCGWZE
Compiling module xil_defaultlib.s00_couplers_imp_HQ3HY0
Compiling module xil_defaultlib.s01_couplers_imp_1QU3XGD
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.vga_xbar_0
Compiling module xil_defaultlib.vga_microblaze_0_axi_periph_0
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture vga_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.vga_dlmb_bram_if_cntlr_0 [vga_dlmb_bram_if_cntlr_0_default]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture vga_dlmb_v10_0_arch of entity xil_defaultlib.vga_dlmb_v10_0 [vga_dlmb_v10_0_default]
Compiling architecture vga_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.vga_ilmb_bram_if_cntlr_0 [vga_ilmb_bram_if_cntlr_0_default]
Compiling architecture vga_ilmb_v10_0_arch of entity xil_defaultlib.vga_ilmb_v10_0 [vga_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.vga_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_Z7...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.vga_mig_7series_0_1_mig_default
Compiling module xil_defaultlib.vga_mig_7series_0_1
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture vga_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.vga_rst_clk_wiz_1_100M_0 [vga_rst_clk_wiz_1_100m_0_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture vga_rst_mig_7series_0_81m_0_arch of entity xil_defaultlib.vga_rst_mig_7series_0_81M_0 [vga_rst_mig_7series_0_81m_0_defa...]
Compiling architecture arch_imp of entity xil_defaultlib.axi_dynclk_S00_AXI [axi_dynclk_s00_axi_default]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(bufr_divide="5")(1,1)(1,7)...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.mmcme2_drp(DIV_F=2)
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetpolarity='0')\]
Compiling architecture arch_imp of entity xil_defaultlib.axi_dynclk [\axi_dynclk(kversionminor=2)\]
Compiling architecture vga_axi_dynclk_0_0_arch of entity xil_defaultlib.vga_axi_dynclk_0_0 [vga_axi_dynclk_0_0_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.output_blk [\output_blk(c_dout_width=34,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_v13_2_3_builtin [\fifo_generator_v13_2_3_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_3.fifo_generator_v13_2_3_synth [\fifo_generator_v13_2_3_synth(c_...]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_mm2s_so...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_s2mm_is=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_include_s2mm=...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_num_fstores=2,c_mm2s...]
Compiling architecture vga_axi_vdma_0_0_arch of entity xil_defaultlib.vga_axi_vdma_0_0 [vga_axi_vdma_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2vga [\rgb2vga(kreddepth=4,kgreendepth...]
Compiling architecture vga_rgb2vga_0_0_arch of entity xil_defaultlib.vga_rgb2vga_0_0 [vga_rgb2vga_0_0_default]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_cdc_sing...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_fifo_asy...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_coupler(...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_sync(C_A...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_formatte...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10(C_FAMILY...
Compiling module xil_defaultlib.vga_v_axi4s_vid_out_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity v_tc_v6_1_13.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_1_13.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_1_13.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_1_13.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_1_13.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_1_13.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_1_13.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling architecture imp of entity v_tc_v6_1_13.v_tc [\v_tc(c_gen_video_format=2,c_gen...]
Compiling architecture vga_v_tc_0_0_arch of entity xil_defaultlib.vga_v_tc_0_0 [vga_v_tc_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.vga_xlslice_0_0
Compiling module xil_defaultlib.vga_imp_149M1SW
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.vga_xlconcat_0_0
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.vga_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_wrapper_behav
