Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 22 15:38:52 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (933)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (933)
--------------------------------
 There are 933 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.342        0.000                      0                 1984        0.017        0.000                      0                 1984        3.000        0.000                       0                   939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          42.342        0.000                      0                 1984        0.166        0.000                      0                 1984       49.500        0.000                       0                   935  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        42.352        0.000                      0                 1984        0.166        0.000                      0                 1984       49.500        0.000                       0                   935  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         42.342        0.000                      0                 1984        0.017        0.000                      0                 1984  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       42.342        0.000                      0                 1984        0.017        0.000                      0                 1984  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.342ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 0.802ns (11.358%)  route 6.259ns (88.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.354     6.164    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X29Y95         FDRE (Setup_fdre_C_CE)      -0.405    48.506    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         48.506    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 42.342    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.924ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.802ns (12.563%)  route 5.582ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.677     5.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.965    
                         clock uncertainty           -0.149    48.815    
    SLICE_X29Y104        FDRE (Setup_fdre_C_CE)      -0.405    48.410    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 42.924    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y88          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.114    -0.336    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.076    -0.502    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/core_1/core_pipeline/CLK
    SLICE_X4Y89          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/Q
                         net (fo=1, routed)           0.087    -0.336    cpu/core_1/core_pipeline/stage_execute/alu/result0_carry__4_i_9_0[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  cpu/core_1/core_pipeline/stage_execute/alu/ex_mem_register[reg_2_data][5]_i_1/O
                         net (fo=2, routed)           0.000    -0.291    cpu/core_1/core_pipeline/ex_mem_register_next[reg_2_data][5]
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/core_1/core_pipeline/CLK
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092    -0.458    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.576    -0.588    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y98         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.113    -0.334    cpu/core_1/core_pipeline/program_counter_reg[22]
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.847    -0.826    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.063    -0.509    cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.307    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[9]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066    -0.484    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.084    -0.492    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.570    -0.594    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.319    cpu/core_1/core_pipeline/program_counter_reg[30]
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.084    -0.497    cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[9]
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.084    -0.492    cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.122    -0.301    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[5]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070    -0.480    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X7Y89          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.310    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[4]
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.060    -0.490    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.599    -0.565    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X7Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.286    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg_n_0_[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.049    -0.237 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.868    -0.805    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.131    -0.421    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y86      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y102    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y106     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y105    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.352ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 0.802ns (11.358%)  route 6.259ns (88.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.354     6.164    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.140    48.921    
    SLICE_X29Y95         FDRE (Setup_fdre_C_CE)      -0.405    48.516    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         48.516    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 42.352    

Slack (MET) :             42.672ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.140    48.922    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.517    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]
  -------------------------------------------------------------------
                         required time                         48.517    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.672    

Slack (MET) :             42.672ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.140    48.922    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.517    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]
  -------------------------------------------------------------------
                         required time                         48.517    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.672    

Slack (MET) :             42.934ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.802ns (12.563%)  route 5.582ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.677     5.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.965    
                         clock uncertainty           -0.140    48.825    
    SLICE_X29Y104        FDRE (Setup_fdre_C_CE)      -0.405    48.420    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.420    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 42.934    

Slack (MET) :             43.137ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.140    48.829    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.462    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]
  -------------------------------------------------------------------
                         required time                         48.462    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.137    

Slack (MET) :             43.137ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.140    48.829    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.462    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.462    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.137    

Slack (MET) :             43.375ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.140    48.921    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.375    

Slack (MET) :             43.375ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.140    48.921    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.375    

Slack (MET) :             43.430ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.140    48.828    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.423    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.423    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.430    

Slack (MET) :             43.430ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.140    48.828    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.423    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.423    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y88          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.114    -0.336    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.076    -0.502    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/core_1/core_pipeline/CLK
    SLICE_X4Y89          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/Q
                         net (fo=1, routed)           0.087    -0.336    cpu/core_1/core_pipeline/stage_execute/alu/result0_carry__4_i_9_0[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  cpu/core_1/core_pipeline/stage_execute/alu/ex_mem_register[reg_2_data][5]_i_1/O
                         net (fo=2, routed)           0.000    -0.291    cpu/core_1/core_pipeline/ex_mem_register_next[reg_2_data][5]
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/core_1/core_pipeline/CLK
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092    -0.458    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.576    -0.588    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y98         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.113    -0.334    cpu/core_1/core_pipeline/program_counter_reg[22]
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.847    -0.826    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.063    -0.509    cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.307    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[9]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066    -0.484    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.084    -0.492    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.570    -0.594    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.319    cpu/core_1/core_pipeline/program_counter_reg[30]
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.084    -0.497    cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[9]
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.084    -0.492    cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.122    -0.301    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[5]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070    -0.480    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X7Y89          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.310    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[4]
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.060    -0.490    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.599    -0.565    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X7Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.286    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg_n_0_[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.049    -0.237 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.868    -0.805    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.131    -0.421    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y84      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y86      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y102    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y106     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y105    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.342ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 0.802ns (11.358%)  route 6.259ns (88.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.354     6.164    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X29Y95         FDRE (Setup_fdre_C_CE)      -0.405    48.506    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         48.506    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 42.342    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.924ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.802ns (12.563%)  route 5.582ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.677     5.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.965    
                         clock uncertainty           -0.149    48.815    
    SLICE_X29Y104        FDRE (Setup_fdre_C_CE)      -0.405    48.410    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 42.924    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y88          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.114    -0.336    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.076    -0.353    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/core_1/core_pipeline/CLK
    SLICE_X4Y89          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/Q
                         net (fo=1, routed)           0.087    -0.336    cpu/core_1/core_pipeline/stage_execute/alu/result0_carry__4_i_9_0[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  cpu/core_1/core_pipeline/stage_execute/alu/ex_mem_register[reg_2_data][5]_i_1/O
                         net (fo=2, routed)           0.000    -0.291    cpu/core_1/core_pipeline/ex_mem_register_next[reg_2_data][5]
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/core_1/core_pipeline/CLK
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092    -0.309    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.576    -0.588    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y98         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.113    -0.334    cpu/core_1/core_pipeline/program_counter_reg[22]
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.847    -0.826    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.063    -0.360    cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.307    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[9]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066    -0.335    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.149    -0.427    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.084    -0.343    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[9]
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.149    -0.427    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.084    -0.343    cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.570    -0.594    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.319    cpu/core_1/core_pipeline/program_counter_reg[30]
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.084    -0.348    cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.122    -0.301    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[5]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070    -0.331    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X7Y89          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.310    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[4]
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.060    -0.341    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.599    -0.565    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X7Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.286    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg_n_0_[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.049    -0.237 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.868    -0.805    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.131    -0.272    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.342ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 0.802ns (11.358%)  route 6.259ns (88.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.354     6.164    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X29Y95         FDRE (Setup_fdre_C_CE)      -0.405    48.506    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         48.506    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 42.342    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][12]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.662ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.802ns (11.895%)  route 5.940ns (88.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          5.035     5.845    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.522    48.502    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.149    48.912    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 42.662    

Slack (MET) :             42.924ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.802ns (12.563%)  route 5.582ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.677     5.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X29Y104        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.965    
                         clock uncertainty           -0.149    48.815    
    SLICE_X29Y104        FDRE (Setup_fdre_C_CE)      -0.405    48.410    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 42.924    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][20]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.802ns (12.889%)  route 5.420ns (87.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.515     5.325    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.509    48.488    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X12Y102        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.969    
                         clock uncertainty           -0.149    48.819    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.367    48.452    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 43.127    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][10]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.613ns (10.198%)  route 5.398ns (89.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.641    -0.899    cpu/core_1/core_pipeline/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.407     0.964    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X14Y87         LUT5 (Prop_lut5_I1_O)        0.157     1.121 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31][31]_i_1/O
                         net (fo=32, routed)          3.991     5.112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_15
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.521    48.501    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X28Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.060    
                         clock uncertainty           -0.149    48.911    
    SLICE_X28Y96         FDRE (Setup_fdre_C_CE)      -0.433    48.478    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][12]
  -------------------------------------------------------------------
                         required time                         48.478    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    

Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.802ns (13.615%)  route 5.088ns (86.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.642    -0.898    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y87         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=20, routed)          0.905     0.486    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.324     0.810 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.183     4.993    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         1.508    48.487    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y106        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.149    48.818    
    SLICE_X15Y106        FDRE (Setup_fdre_C_CE)      -0.405    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 43.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.573    -0.591    cpu/core_1/core_pipeline/CLK
    SLICE_X9Y88          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.114    -0.336    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.844    -0.829    cpu/core_1/core_pipeline/CLK
    SLICE_X8Y88          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.076    -0.353    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/core_1/core_pipeline/CLK
    SLICE_X4Y89          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][5]/Q
                         net (fo=1, routed)           0.087    -0.336    cpu/core_1/core_pipeline/stage_execute/alu/result0_carry__4_i_9_0[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  cpu/core_1/core_pipeline/stage_execute/alu/ex_mem_register[reg_2_data][5]_i_1/O
                         net (fo=2, routed)           0.000    -0.291    cpu/core_1/core_pipeline/ex_mem_register_next[reg_2_data][5]
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/core_1/core_pipeline/CLK
    SLICE_X5Y89          FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092    -0.309    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_2_data][5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.576    -0.588    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y98         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.113    -0.334    cpu/core_1/core_pipeline/program_counter_reg[22]
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.847    -0.826    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y98         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.063    -0.360    cpu/core_1/core_pipeline/fet_de_register_reg[pc][22]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.307    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[9]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066    -0.335    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y96         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y96         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.149    -0.427    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.084    -0.343    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.575    -0.589    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y95         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.134    -0.314    cpu/core_1/core_pipeline/program_counter_reg[9]
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.846    -0.827    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y95         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.149    -0.427    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.084    -0.343    cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.570    -0.594    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X15Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.319    cpu/core_1/core_pipeline/program_counter_reg[30]
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y100        FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.084    -0.348    cpu/core_1/core_pipeline/fet_de_register_reg[pc][30]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.600    -0.564    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X5Y87          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.122    -0.301    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]_1[5]
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X4Y85          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070    -0.331    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.601    -0.563    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X7Y89          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.310    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[4]
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.872    -0.801    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y89          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.060    -0.341    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.599    -0.565    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X7Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.286    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg_n_0_[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.049    -0.237 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[2]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=924, routed)         0.868    -0.805    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X6Y84          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.131    -0.272    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.035    





