// Seed: 2562575988
module module_0 (
    input tri0  id_0,
    input tri   id_1,
    input uwire id_2,
    input wor   id_3
);
  always begin : LABEL_0
    if ("");
  end
  integer id_5 = id_5;
  assign id_6 = 1;
  logic [7:0][1] id_7, id_8;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    output wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri id_12,
    input uwire id_13
);
  assign id_5 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9
  );
  wire id_15;
endmodule
