

================================================================
== Vivado HLS Report for 'axi_write_prova'
================================================================
* Date:           Fri Sep  4 12:09:37 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        axi_prova
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |     ?|     ?|      4618|          -|          -|     ?|    no    |
        | + Loop 1.1                         |  4096|  4096|         2|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |   513|   513|         3|          1|          1|   512|    yes   |
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (tmp_1)
10 --> 
	12  / (exitcond_flatten)
	11  / (!exitcond_flatten)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	9  / true

* FSM state operations: 

 <State 1> : 1.35ns
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%frame_index_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_index_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %frame_index_V_read to i64"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%frame_index_addr = getelementptr i8* %frame_index, i64 %tmp_3"
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%buffer = alloca [512 x i64], align 16" [axi_prova/.settings/axi_write_prova.cpp:47]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 2> : 8.75ns
ST_2 : Operation 30 [1/1] (8.75ns)   --->   "%frame_index_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_index_addr, i32 1)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 8.75ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%t_V = load i8* @inner_index_V, align 1" [axi_prova/.settings/axi_write_prova.cpp:59]
ST_3 : Operation 32 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %frame_index_addr, i8 %t_V, i1 true)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 33 [5/5] (8.75ns)   --->   "%frame_index_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_index_addr)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 34 [4/5] (8.75ns)   --->   "%frame_index_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_index_addr)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 35 [3/5] (8.75ns)   --->   "%frame_index_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_index_addr)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 36 [2/5] (8.75ns)   --->   "%frame_index_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_index_addr)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index), !map !69"
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V), !map !75"
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !79"
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !83"
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !87"
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !93"
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !97"
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !101"
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !105"
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @axi_write_prova_str) nounwind"
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:8]
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:9]
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:10]
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:11]
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:12]
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:13]
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:23]
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:24]
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:25]
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [12 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:27]
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_index_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:27]
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [axi_prova/.settings/axi_write_prova.cpp:48]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:53]
ST_8 : Operation 60 [1/5] (8.75ns)   --->   "%frame_index_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_index_addr)" [axi_prova/.settings/axi_write_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:62]
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [axi_prova/.settings/axi_write_prova.cpp:64]
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:64]
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:66]
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i29* @BASE_ADDRESS_r, align 4"
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i29* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:68]
ST_8 : Operation 67 [1/1] (0.75ns)   --->   "br i1 %update_intr_read, label %0, label %._crit_edge98" [axi_prova/.settings/axi_write_prova.cpp:73]
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [axi_prova/.settings/axi_write_prova.cpp:76]
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "store i8 %frame_buffer_number_s, i8* @FRAME_BUFFER_NUMBER_r, align 1" [axi_prova/.settings/axi_write_prova.cpp:77]
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [axi_prova/.settings/axi_write_prova.cpp:78]
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3_cast4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)"
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "store i29 %tmp_3_cast4, i29* @BASE_ADDRESS_r, align 4" [axi_prova/.settings/axi_write_prova.cpp:79]
ST_8 : Operation 73 [1/1] (0.75ns)   --->   "br label %._crit_edge98" [axi_prova/.settings/axi_write_prova.cpp:80]
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %frame_buffer_offset_s, %0 ], [ %FRAME_OFFSET_load, %codeRepl ]" [axi_prova/.settings/axi_write_prova.cpp:64]
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1 = phi i29 [ %tmp_3_cast4, %0 ], [ %BASE_ADDRESS_load, %codeRepl ]"
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1_cast = zext i29 %i_op_assign_1 to i32" [axi_prova/.settings/axi_write_prova.cpp:84]
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %t_V to i35" [axi_prova/.settings/axi_write_prova.cpp:84]
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i32 %i_op_assign to i35" [axi_prova/.settings/axi_write_prova.cpp:84]
ST_8 : Operation 79 [1/1] (3.88ns)   --->   "%r_V = mul i35 %rhs_V_cast, %lhs_V_cast" [axi_prova/.settings/axi_write_prova.cpp:84]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %r_V, i32 3, i32 34)" [axi_prova/.settings/axi_write_prova.cpp:84]
ST_8 : Operation 81 [1/1] (1.20ns) (out node of the LUT)   --->   "%offset = add i32 %tmp_8, %i_op_assign_1_cast" [axi_prova/.settings/axi_write_prova.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.75ns)   --->   "br label %1" [axi_prova/.settings/axi_write_prova.cpp:91]

 <State 9> : 2.21ns
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge98 ], [ %offset_1, %memcpy.tail ]"
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%idx = phi i32 [ 0, %._crit_edge98 ], [ %idx_1, %memcpy.tail ]"
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [axi_prova/.settings/axi_write_prova.cpp:91]
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [axi_prova/.settings/axi_write_prova.cpp:91]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = zext i20 %tmp_s to i32" [axi_prova/.settings/axi_write_prova.cpp:91]
ST_9 : Operation 88 [1/1] (1.11ns)   --->   "%tmp_1 = icmp ult i32 %idx, %tmp_6" [axi_prova/.settings/axi_write_prova.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.20ns)   --->   "%idx_1 = add nsw i32 %idx, 1" [axi_prova/.settings/axi_write_prova.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %._crit_edge99" [axi_prova/.settings/axi_write_prova.cpp:91]
ST_9 : Operation 91 [1/1] (0.75ns)   --->   "br label %.preheader"
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i8* @FRAME_BUFFER_NUMBER_r, align 1" [axi_prova/.settings/axi_write_prova.cpp:145]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %FRAME_BUFFER_NUMBER_s to i9" [axi_prova/.settings/axi_write_prova.cpp:145]
ST_9 : Operation 94 [1/1] (0.90ns)   --->   "%op2_assign = add i9 %tmp_2_cast, -1" [axi_prova/.settings/axi_write_prova.cpp:145]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %t_V to i9" [axi_prova/.settings/axi_write_prova.cpp:145]
ST_9 : Operation 96 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i9 %tmp_4_cast, %op2_assign" [axi_prova/.settings/axi_write_prova.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.90ns)   --->   "%tmp_7 = add i8 %t_V, 1" [axi_prova/.settings/axi_write_prova.cpp:147]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.44ns)   --->   "%p_tmp_7 = select i1 %tmp_5, i8 0, i8 %tmp_7" [axi_prova/.settings/axi_write_prova.cpp:145]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "store i8 %p_tmp_7, i8* @inner_index_V, align 1" [axi_prova/.settings/axi_write_prova.cpp:146]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%frame_count_inner_lo = load i32* @frame_count_inner, align 4" [axi_prova/.settings/axi_write_prova.cpp:154]
ST_9 : Operation 101 [1/1] (1.20ns)   --->   "%tmp_2 = add nsw i32 %frame_count_inner_lo, 1" [axi_prova/.settings/axi_write_prova.cpp:154]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* @frame_count_inner, align 4" [axi_prova/.settings/axi_write_prova.cpp:154]
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_2)" [axi_prova/.settings/axi_write_prova.cpp:155]
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [axi_prova/.settings/axi_write_prova.cpp:157]

 <State 10> : 1.40ns
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_mid2, %ifFalse ], [ 0, %.preheader.preheader ]" [axi_prova/.settings/axi_write_prova.cpp:106]
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%temp = phi i64 [ %temp_2, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_10 : Operation 109 [1/1] (0.86ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.97ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.preheader95"
ST_10 : Operation 112 [1/1] (0.93ns)   --->   "%j_s = add i10 %j, 1" [axi_prova/.settings/axi_write_prova.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.88ns)   --->   "%tmp_4 = icmp eq i4 %i, -8" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.47ns)   --->   "%j_mid2 = select i1 %tmp_4, i10 %j_s, i10 %j" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [2/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [axi_prova/.settings/axi_write_prova.cpp:124]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 116 [1/1] (0.86ns)   --->   "%i_op = add i4 %i, 1" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.45ns)   --->   "%i_1 = select i1 %tmp_4, i4 1, i4 %i_op" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 11> : 1.77ns
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [axi_prova/.settings/axi_write_prova.cpp:107]
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [axi_prova/.settings/axi_write_prova.cpp:123]
ST_11 : Operation 120 [1/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [axi_prova/.settings/axi_write_prova.cpp:124]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %temp, i32 8, i32 63)" [axi_prova/.settings/axi_write_prova.cpp:129]
ST_11 : Operation 122 [1/1] (0.41ns)   --->   "%temp_1 = select i1 %tmp_4, i56 0, i56 %tmp_12" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%temp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp, i56 %temp_1)" [axi_prova/.settings/axi_write_prova.cpp:130]
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_11)" [axi_prova/.settings/axi_write_prova.cpp:134]
ST_11 : Operation 125 [1/1] (0.88ns)   --->   "%ifzero = icmp eq i4 %i_1, -8" [axi_prova/.settings/axi_write_prova.cpp:106]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [axi_prova/.settings/axi_write_prova.cpp:106]
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %j_mid2 to i64" [axi_prova/.settings/axi_write_prova.cpp:135]
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [512 x i64]* %buffer, i64 0, i64 %tmp_10" [axi_prova/.settings/axi_write_prova.cpp:135]
ST_11 : Operation 129 [1/1] (1.35ns)   --->   "store i64 %temp_2, i64* %buffer_addr, align 8" [axi_prova/.settings/axi_write_prova.cpp:135]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %ifFalse"
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader"

 <State 12> : 8.75ns
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %offset1 to i64" [axi_prova/.settings/axi_write_prova.cpp:139]
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_9" [axi_prova/.settings/axi_write_prova.cpp:139]
ST_12 : Operation 134 [1/1] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [1/1] (0.75ns)   --->   "br label %burst.wr.header"

 <State 13> : 1.35ns
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.wr.body ]"
ST_13 : Operation 137 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_13 : Operation 139 [1/1] (0.93ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %memcpy.tail, label %burst.wr.body"
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [axi_prova/.settings/axi_write_prova.cpp:139]
ST_13 : Operation 143 [2/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 14> : 1.35ns
ST_14 : Operation 144 [1/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 15> : 8.75ns
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)"
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_base_ddr_a) nounwind"
ST_15 : Operation 148 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %base_ddr_addr_addr, i64 %buffer_load, i8 -1)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 16> : 8.75ns
ST_16 : Operation 151 [5/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 152 [1/1] (1.20ns)   --->   "%offset_1 = add i32 %offset1, 512" [axi_prova/.settings/axi_write_prova.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.75ns
ST_17 : Operation 153 [4/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 8.75ns
ST_18 : Operation 154 [3/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 155 [2/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 156 [1/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axi_prova/.settings/axi_write_prova.cpp:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "br label %1" [axi_prova/.settings/axi_write_prova.cpp:91]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame_index]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
update_intr_read       (read             ) [ 001111111000000000000]
frame_buffer_number_s  (read             ) [ 001111111000000000000]
frame_buffer_offset_s  (read             ) [ 001111111000000000000]
frame_buffer_dim_rea   (read             ) [ 001111111000000000000]
base_address_read      (read             ) [ 001111111000000000000]
frame_index_V_read     (read             ) [ 000000000000000000000]
tmp_3                  (sext             ) [ 000000000000000000000]
frame_index_addr       (getelementptr    ) [ 001111111000000000000]
buffer                 (alloca           ) [ 001111111111111111111]
frame_index_addr_req   (writereq         ) [ 000000000000000000000]
t_V                    (load             ) [ 000011111111111111111]
StgValue_32            (write            ) [ 000000000000000000000]
StgValue_37            (specbitsmap      ) [ 000000000000000000000]
StgValue_38            (specbitsmap      ) [ 000000000000000000000]
StgValue_39            (specbitsmap      ) [ 000000000000000000000]
StgValue_40            (specbitsmap      ) [ 000000000000000000000]
StgValue_41            (specbitsmap      ) [ 000000000000000000000]
StgValue_42            (specbitsmap      ) [ 000000000000000000000]
StgValue_43            (specbitsmap      ) [ 000000000000000000000]
StgValue_44            (specbitsmap      ) [ 000000000000000000000]
StgValue_45            (specbitsmap      ) [ 000000000000000000000]
StgValue_46            (spectopmodule    ) [ 000000000000000000000]
StgValue_47            (specinterface    ) [ 000000000000000000000]
StgValue_48            (specinterface    ) [ 000000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000000]
StgValue_50            (specinterface    ) [ 000000000000000000000]
StgValue_51            (specinterface    ) [ 000000000000000000000]
StgValue_52            (specinterface    ) [ 000000000000000000000]
StgValue_53            (specinterface    ) [ 000000000000000000000]
StgValue_54            (specinterface    ) [ 000000000000000000000]
StgValue_55            (specinterface    ) [ 000000000000000000000]
StgValue_56            (specinterface    ) [ 000000000000000000000]
StgValue_57            (specinterface    ) [ 000000000000000000000]
StgValue_58            (specmemcore      ) [ 000000000000000000000]
StgValue_59            (specreset        ) [ 000000000000000000000]
frame_index_addr_res   (writeresp        ) [ 000000000000000000000]
StgValue_61            (specreset        ) [ 000000000000000000000]
FRAME_OFFSET_load      (load             ) [ 000000000000000000000]
StgValue_63            (specreset        ) [ 000000000000000000000]
StgValue_64            (specreset        ) [ 000000000000000000000]
BASE_ADDRESS_load      (load             ) [ 000000000000000000000]
StgValue_66            (specreset        ) [ 000000000000000000000]
StgValue_67            (br               ) [ 000000000000000000000]
StgValue_68            (store            ) [ 000000000000000000000]
StgValue_69            (store            ) [ 000000000000000000000]
StgValue_70            (store            ) [ 000000000000000000000]
tmp_3_cast4            (partselect       ) [ 000000000000000000000]
StgValue_72            (store            ) [ 000000000000000000000]
StgValue_73            (br               ) [ 000000000000000000000]
i_op_assign            (phi              ) [ 000000001000000000000]
i_op_assign_1          (phi              ) [ 000000000000000000000]
i_op_assign_1_cast     (zext             ) [ 000000000000000000000]
lhs_V_cast             (zext             ) [ 000000000000000000000]
rhs_V_cast             (zext             ) [ 000000000000000000000]
r_V                    (mul              ) [ 000000000000000000000]
tmp_8                  (partselect       ) [ 000000000000000000000]
offset                 (add              ) [ 000000001111111111111]
StgValue_82            (br               ) [ 000000001111111111111]
offset1                (phi              ) [ 000000000111111110000]
idx                    (phi              ) [ 000000000100000000000]
FRAME_BUFFER_DIM_loa   (load             ) [ 000000000000000000000]
tmp_s                  (partselect       ) [ 000000000000000000000]
tmp_6                  (zext             ) [ 000000000000000000000]
tmp_1                  (icmp             ) [ 000000000111111111111]
idx_1                  (add              ) [ 000000001111111111111]
StgValue_90            (br               ) [ 000000000000000000000]
StgValue_91            (br               ) [ 000000000111111111111]
FRAME_BUFFER_NUMBER_s  (load             ) [ 000000000000000000000]
tmp_2_cast             (zext             ) [ 000000000000000000000]
op2_assign             (add              ) [ 000000000000000000000]
tmp_4_cast             (zext             ) [ 000000000000000000000]
tmp_5                  (icmp             ) [ 000000000000000000000]
tmp_7                  (add              ) [ 000000000000000000000]
p_tmp_7                (select           ) [ 000000000000000000000]
StgValue_99            (store            ) [ 000000000000000000000]
frame_count_inner_lo   (load             ) [ 000000000000000000000]
tmp_2                  (add              ) [ 000000000000000000000]
StgValue_102           (store            ) [ 000000000000000000000]
StgValue_103           (write            ) [ 000000000000000000000]
StgValue_104           (ret              ) [ 000000000000000000000]
indvar_flatten         (phi              ) [ 000000000010000000000]
j                      (phi              ) [ 000000000010000000000]
temp                   (phi              ) [ 000000000011000000000]
i                      (phi              ) [ 000000000010000000000]
exitcond_flatten       (icmp             ) [ 000000000111111111111]
indvar_flatten_next    (add              ) [ 000000000111111111111]
StgValue_111           (br               ) [ 000000000000000000000]
j_s                    (add              ) [ 000000000000000000000]
tmp_4                  (icmp             ) [ 000000000011000000000]
j_mid2                 (select           ) [ 000000000111111111111]
i_op                   (add              ) [ 000000000000000000000]
i_1                    (select           ) [ 000000000111111111111]
tmp_11                 (specregionbegin  ) [ 000000000000000000000]
StgValue_119           (specpipeline     ) [ 000000000000000000000]
tmp                    (read             ) [ 000000000000000000000]
tmp_12                 (partselect       ) [ 000000000000000000000]
temp_1                 (select           ) [ 000000000000000000000]
temp_2                 (bitconcatenate   ) [ 000000000111111111111]
empty                  (specregionend    ) [ 000000000000000000000]
ifzero                 (icmp             ) [ 000000000111111111111]
StgValue_126           (br               ) [ 000000000000000000000]
tmp_10                 (zext             ) [ 000000000000000000000]
buffer_addr            (getelementptr    ) [ 000000000000000000000]
StgValue_129           (store            ) [ 000000000000000000000]
StgValue_130           (br               ) [ 000000000000000000000]
StgValue_131           (br               ) [ 000000000111111111111]
tmp_9                  (sext             ) [ 000000000000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 000000000000011111111]
base_ddr_addr_addr_1   (writereq         ) [ 000000000000000000000]
StgValue_135           (br               ) [ 000000000111111111111]
indvar                 (phi              ) [ 000000000000010000000]
exitcond               (icmp             ) [ 000000000111111111111]
empty_9                (speclooptripcount) [ 000000000000000000000]
indvar_next            (add              ) [ 000000000111111111111]
StgValue_140           (br               ) [ 000000000000000000000]
indvar1                (zext             ) [ 000000000000000000000]
buffer_addr_1          (getelementptr    ) [ 000000000000011000000]
buffer_load            (load             ) [ 000000000000010100000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000000000]
StgValue_146           (specpipeline     ) [ 000000000000000000000]
empty_10               (specloopname     ) [ 000000000000000000000]
StgValue_148           (write            ) [ 000000000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000000000]
StgValue_150           (br               ) [ 000000000111111111111]
offset_1               (add              ) [ 000000001100000001111]
base_ddr_addr_addr_1_1 (writeresp        ) [ 000000000000000000000]
StgValue_157           (br               ) [ 000000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame_index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputStream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_index_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_count">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="base_address">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="update_intr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inner_index_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="frame_count_inner">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_write_prova_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="update_intr_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="frame_buffer_number_s_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="frame_buffer_offset_s_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="frame_buffer_dim_rea_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="base_address_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="frame_index_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_index_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="frame_index_addr_req/2 frame_index_addr_res/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_32_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="0" index="3" bw="1" slack="0"/>
<pin id="228" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_103_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_writeresp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="base_ddr_addr_addr_1/12 base_ddr_addr_addr_1_1/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_148_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="3"/>
<pin id="255" dir="0" index="2" bw="64" slack="1"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/15 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buffer_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="271" dir="0" index="3" bw="9" slack="0"/>
<pin id="272" dir="0" index="4" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="1"/>
<pin id="273" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_129/11 buffer_load/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buffer_addr_1_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_op_assign_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_op_assign_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="7"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/8 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_op_assign_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="293" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_op_assign_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="29" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="29" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/8 "/>
</bind>
</comp>

<comp id="300" class="1005" name="offset1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2"/>
<pin id="302" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="offset1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="idx_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="idx_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/9 "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="1"/>
<pin id="323" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="343" class="1005" name="temp_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="temp_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/10 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvar_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="indvar_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="frame_index_addr_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_index_addr/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="t_V_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="FRAME_OFFSET_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="BASE_ADDRESS_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="29" slack="0"/>
<pin id="399" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="StgValue_68_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="7"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="StgValue_69_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="7"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_70_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="7"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_3_cast4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="29" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="7"/>
<pin id="420" dir="0" index="2" bw="3" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast4/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_72_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="29" slack="0"/>
<pin id="429" dir="0" index="1" bw="29" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="i_op_assign_1_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="29" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="lhs_V_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="5"/>
<pin id="439" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="rhs_V_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="r_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_8_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="35" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="offset_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="29" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="20" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="20" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="idx_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_2_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="op2_assign_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_4_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="6"/>
<pin id="512" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="6"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_tmp_7_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_7/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="StgValue_99_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="frame_count_inner_lo_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_lo/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="StgValue_102_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond_flatten_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="0" index="1" bw="13" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="indvar_flatten_next_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="j_s_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="j_mid2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="10" slack="0"/>
<pin id="582" dir="0" index="2" bw="10" slack="0"/>
<pin id="583" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="i_op_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_op/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="4" slack="0"/>
<pin id="597" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_12_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="56" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="1"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="temp_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="56" slack="0"/>
<pin id="615" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="temp_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="56" slack="0"/>
<pin id="622" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp_2/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="ifzero_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="1"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="base_ddr_addr_addr_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="indvar_next_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="indvar1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="offset_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="4"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/16 "/>
</bind>
</comp>

<comp id="670" class="1005" name="update_intr_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="7"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="update_intr_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="frame_buffer_number_s_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="7"/>
<pin id="676" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="frame_buffer_number_s "/>
</bind>
</comp>

<comp id="679" class="1005" name="frame_buffer_offset_s_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="7"/>
<pin id="681" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="frame_buffer_offset_s "/>
</bind>
</comp>

<comp id="685" class="1005" name="frame_buffer_dim_rea_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="7"/>
<pin id="687" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="frame_buffer_dim_rea "/>
</bind>
</comp>

<comp id="690" class="1005" name="base_address_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="7"/>
<pin id="692" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="base_address_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="frame_index_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frame_index_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="t_V_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="5"/>
<pin id="703" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="offset_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="idx_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="exitcond_flatten_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="726" class="1005" name="indvar_flatten_next_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_4_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_mid2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="i_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="temp_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="base_ddr_addr_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="2"/>
<pin id="758" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="exitcond_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="766" class="1005" name="indvar_next_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="771" class="1005" name="buffer_addr_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="1"/>
<pin id="773" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="buffer_load_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="781" class="1005" name="offset_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="237"><net_src comp="112" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="130" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="152" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="154" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="170" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="172" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="260"><net_src comp="174" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="266"><net_src comp="118" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="118" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="309"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="114" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="116" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="118" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="120" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="116" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="210" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="20" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="395"><net_src comp="22" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="406"><net_src comp="26" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="22" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="92" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="426"><net_src comp="417" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="431"><net_src comp="417" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="294" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="285" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="437" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="94" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="100" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="464"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="433" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="102" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="104" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="314" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="314" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="106" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="504" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="108" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="513" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="110" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="20" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="30" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="325" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="122" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="325" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="124" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="336" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="126" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="359" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="128" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="336" pin="4"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="359" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="132" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="573" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="132" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="607"><net_src comp="140" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="343" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="142" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="144" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="616"><net_src comp="146" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="601" pin="4"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="148" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="239" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="611" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="618" pin="3"/><net_sink comp="267" pin=4"/></net>

<net id="631"><net_src comp="128" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="639"><net_src comp="300" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="4" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="640" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="651"><net_src comp="370" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="156" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="370" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="126" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="370" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="668"><net_src comp="300" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="154" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="180" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="186" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="682"><net_src comp="192" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="688"><net_src comp="198" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="693"><net_src comp="204" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="698"><net_src comp="381" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="704"><net_src comp="387" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="711"><net_src comp="460" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="716"><net_src comp="484" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="490" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="725"><net_src comp="555" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="561" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="734"><net_src comp="573" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="739"><net_src comp="579" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="745"><net_src comp="593" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="751"><net_src comp="618" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="759"><net_src comp="640" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="765"><net_src comp="647" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="653" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="774"><net_src comp="275" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="779"><net_src comp="267" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="784"><net_src comp="664" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="303" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame_index | {2 3 4 5 6 7 8 }
	Port: base_ddr_addr | {12 15 16 17 18 19 20 }
	Port: frame_count | {9 }
	Port: inner_index_V | {9 }
	Port: FRAME_OFFSET | {8 }
	Port: BASE_ADDRESS_r | {8 }
	Port: FRAME_BUFFER_DIM_r | {8 }
	Port: FRAME_BUFFER_NUMBER_r | {8 }
	Port: frame_count_inner | {9 }
 - Input state : 
	Port: axi_write_prova : inputStream_V | {10 }
	Port: axi_write_prova : frame_index_V | {1 }
	Port: axi_write_prova : base_address | {1 }
	Port: axi_write_prova : frame_buffer_dim | {1 }
	Port: axi_write_prova : frame_buffer_offset | {1 }
	Port: axi_write_prova : frame_buffer_number | {1 }
	Port: axi_write_prova : update_intr | {1 }
	Port: axi_write_prova : inner_index_V | {3 }
	Port: axi_write_prova : FRAME_OFFSET | {8 }
	Port: axi_write_prova : BASE_ADDRESS_r | {8 }
	Port: axi_write_prova : FRAME_BUFFER_DIM_r | {9 }
	Port: axi_write_prova : FRAME_BUFFER_NUMBER_r | {9 }
	Port: axi_write_prova : frame_count_inner | {9 }
  - Chain level:
	State 1
		frame_index_addr : 1
	State 2
	State 3
		StgValue_32 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_72 : 1
		i_op_assign : 1
		i_op_assign_1 : 1
		i_op_assign_1_cast : 2
		rhs_V_cast : 2
		r_V : 3
		tmp_8 : 4
		offset : 5
	State 9
		tmp_s : 1
		tmp_6 : 2
		tmp_1 : 3
		idx_1 : 1
		StgValue_90 : 4
		tmp_2_cast : 1
		op2_assign : 2
		tmp_5 : 3
		p_tmp_7 : 4
		StgValue_99 : 5
		tmp_2 : 1
		StgValue_102 : 2
		StgValue_103 : 2
	State 10
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_111 : 2
		j_s : 1
		tmp_4 : 1
		j_mid2 : 2
		i_op : 1
		i_1 : 2
	State 11
		temp_1 : 1
		temp_2 : 2
		empty : 1
		StgValue_126 : 1
		buffer_addr : 1
		StgValue_129 : 3
	State 12
		base_ddr_addr_addr : 1
		base_ddr_addr_addr_1 : 2
	State 13
		exitcond : 1
		indvar_next : 1
		StgValue_140 : 2
		indvar1 : 1
		buffer_addr_1 : 2
		buffer_load : 3
	State 14
	State 15
		burstwrite_rend : 1
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |           offset_fu_460           |    0    |    0    |    39   |
|          |            idx_1_fu_490           |    0    |    0    |    39   |
|          |         op2_assign_fu_504         |    0    |    0    |    15   |
|          |            tmp_7_fu_519           |    0    |    0    |    15   |
|    add   |            tmp_2_fu_542           |    0    |    0    |    39   |
|          |     indvar_flatten_next_fu_561    |    0    |    0    |    20   |
|          |             j_s_fu_567            |    0    |    0    |    17   |
|          |            i_op_fu_587            |    0    |    0    |    12   |
|          |         indvar_next_fu_653        |    0    |    0    |    17   |
|          |          offset_1_fu_664          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_484           |    0    |    0    |    20   |
|          |            tmp_5_fu_513           |    0    |    0    |    13   |
|   icmp   |      exitcond_flatten_fu_555      |    0    |    0    |    13   |
|          |            tmp_4_fu_573           |    0    |    0    |    9    |
|          |           ifzero_fu_627           |    0    |    0    |    9    |
|          |          exitcond_fu_647          |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |           p_tmp_7_fu_524          |    0    |    0    |    8    |
|  select  |           j_mid2_fu_579           |    0    |    0    |    9    |
|          |             i_1_fu_593            |    0    |    0    |    4    |
|          |           temp_1_fu_611           |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_444            |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_180   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_186 |    0    |    0    |    0    |
|          | frame_buffer_offset_s_read_fu_192 |    0    |    0    |    0    |
|   read   |  frame_buffer_dim_rea_read_fu_198 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_204   |    0    |    0    |    0    |
|          |   frame_index_V_read_read_fu_210  |    0    |    0    |    0    |
|          |          grp_read_fu_239          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_216       |    0    |    0    |    0    |
|          |        grp_writeresp_fu_245       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      StgValue_32_write_fu_223     |    0    |    0    |    0    |
|   write  |     StgValue_103_write_fu_232     |    0    |    0    |    0    |
|          |     StgValue_148_write_fu_252     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |            tmp_3_fu_377           |    0    |    0    |    0    |
|          |            tmp_9_fu_636           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         tmp_3_cast4_fu_417        |    0    |    0    |    0    |
|partselect|            tmp_8_fu_450           |    0    |    0    |    0    |
|          |            tmp_s_fu_470           |    0    |    0    |    0    |
|          |           tmp_12_fu_601           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |     i_op_assign_1_cast_fu_433     |    0    |    0    |    0    |
|          |         lhs_V_cast_fu_437         |    0    |    0    |    0    |
|          |         rhs_V_cast_fu_440         |    0    |    0    |    0    |
|   zext   |            tmp_6_fu_480           |    0    |    0    |    0    |
|          |         tmp_2_cast_fu_500         |    0    |    0    |    0    |
|          |         tmp_4_cast_fu_510         |    0    |    0    |    0    |
|          |           tmp_10_fu_632           |    0    |    0    |    0    |
|          |           indvar1_fu_659          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           temp_2_fu_618           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   425   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  base_address_read_reg_690  |   32   |
|  base_ddr_addr_addr_reg_756 |   64   |
|    buffer_addr_1_reg_771    |    9   |
|     buffer_load_reg_776     |   64   |
|   exitcond_flatten_reg_722  |    1   |
|       exitcond_reg_762      |    1   |
| frame_buffer_dim_rea_reg_685|   32   |
|frame_buffer_number_s_reg_674|    8   |
|frame_buffer_offset_s_reg_679|   32   |
|   frame_index_addr_reg_695  |    8   |
|         i_1_reg_742         |    4   |
|    i_op_assign_1_reg_291    |   29   |
|     i_op_assign_reg_282     |   32   |
|          i_reg_355          |    4   |
|        idx_1_reg_717        |   32   |
|         idx_reg_310         |   32   |
| indvar_flatten_next_reg_726 |   13   |
|    indvar_flatten_reg_321   |   13   |
|     indvar_next_reg_766     |   10   |
|        indvar_reg_366       |   10   |
|        j_mid2_reg_736       |   10   |
|          j_reg_332          |   10   |
|       offset1_reg_300       |   32   |
|       offset_1_reg_781      |   32   |
|        offset_reg_708       |   32   |
|         t_V_reg_701         |    8   |
|        temp_2_reg_748       |   64   |
|         temp_reg_343        |   64   |
|        tmp_1_reg_713        |    1   |
|        tmp_4_reg_731        |    1   |
|   update_intr_read_reg_670  |    1   |
+-----------------------------+--------+
|            Total            |   685  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_245 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_245 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_267  |  p0  |   2  |   9  |   18   ||    9    |
|     temp_reg_343     |  p0  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   278  ||  3.775  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   425  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |    -   |   685  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   685  |   452  |
+-----------+--------+--------+--------+--------+--------+
