verilog xil_defaultlib --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../dma.gen/sources_1/bd/bd_dma/ipshared/ec67/hdl" --include "../../../../dma.gen/sources_1/bd/bd_dma/ipshared/34f8/hdl" --include "../../../../dma.gen/sources_1/bd/bd_dma/ipshared/8713/hdl" \
"../../../bd/bd_dma/ip/bd_dma_processing_system7_0_0/sim/bd_dma_processing_system7_0_0.v" \
"../../../bd/bd_dma/ip/bd_dma_xlconcat_0_0/sim/bd_dma_xlconcat_0_0.v" \
"../../../bd/bd_dma/ip/bd_dma_xbar_0/sim/bd_dma_xbar_0.v" \
"../../../bd/bd_dma/ip/bd_dma_axis_data_fifo_0_0/sim/bd_dma_axis_data_fifo_0_0.v" \
"../../../bd/bd_dma/sim/bd_dma.v" \
"../../../bd/bd_dma/ip/bd_dma_auto_pc_0/sim/bd_dma_auto_pc_0.v" \
"../../../bd/bd_dma/ip/bd_dma_auto_us_0/sim/bd_dma_auto_us_0.v" \
"../../../bd/bd_dma/ip/bd_dma_auto_us_1/sim/bd_dma_auto_us_1.v" \
"../../../bd/bd_dma/ip/bd_dma_auto_pc_1/sim/bd_dma_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
