Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 23 16:20:15 2018
| Host         : C09-COMPUTE-D6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[11]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[4]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[5]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[6]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[7]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[8]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cnt_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 14 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.707        0.000                      0                   28        0.193        0.000                      0                   28        3.000        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in1                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        195.707        0.000                      0                   28        0.511        0.000                      0                   28       13.360        0.000                       0                    16  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      195.736        0.000                      0                   28        0.511        0.000                      0                   28       13.360        0.000                       0                    16  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.707        0.000                      0                   28        0.193        0.000                      0                   28  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.707        0.000                      0                   28        0.193        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.585%)  route 0.360ns (58.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[8]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.564%)  route 0.360ns (58.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[12]/Q
                         net (fo=5, routed)           0.360    -0.068    cnt_reg[12]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[12]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.464    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.463%)  route 0.361ns (58.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    cnt_reg[4]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    cnt_reg_n_0_[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.060    cnt_reg[0]_i_2_n_6
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.461    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[13]/Q
                         net (fo=3, routed)           0.390    -0.039    cnt_reg[13]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    cnt_reg[12]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.464    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[9]/Q
                         net (fo=3, routed)           0.395    -0.032    cnt_reg[9]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    cnt_reg[8]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.395    -0.031    cnt_reg[5]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    cnt_reg[4]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.332ns (48.004%)  route 0.360ns (51.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.123 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.123    cnt_reg[8]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.332ns (47.879%)  route 0.361ns (52.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.126 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.126    cnt_reg[4]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    cnt_reg_n_0_[2]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.128    cnt_reg[0]_i_2_n_5
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.461    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y69      cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y69      cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.289   198.884    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.455    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.289   198.884    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.455    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.289   198.884    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.455    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.289   198.884    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.455    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.814ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.434    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.814    

Slack (MET) :             195.814ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.434    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.814    

Slack (MET) :             195.814ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.434    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.814    

Slack (MET) :             195.814ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.434    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.814    

Slack (MET) :             195.851ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.432    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.432    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.851    

Slack (MET) :             195.851ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.432    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.432    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.585%)  route 0.360ns (58.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[8]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.564%)  route 0.360ns (58.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[12]/Q
                         net (fo=5, routed)           0.360    -0.068    cnt_reg[12]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[12]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.464    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.463%)  route 0.361ns (58.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    cnt_reg[4]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    cnt_reg_n_0_[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.060    cnt_reg[0]_i_2_n_6
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.461    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[13]/Q
                         net (fo=3, routed)           0.390    -0.039    cnt_reg[13]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    cnt_reg[12]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.464    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[9]/Q
                         net (fo=3, routed)           0.395    -0.032    cnt_reg[9]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    cnt_reg[8]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.395    -0.031    cnt_reg[5]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    cnt_reg[4]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.332ns (48.004%)  route 0.360ns (51.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.123 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.123    cnt_reg[8]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.332ns (47.879%)  route 0.361ns (52.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.126 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.126    cnt_reg[4]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.462    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    cnt_reg_n_0_[2]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.128    cnt_reg[0]_i_2_n_5
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.461    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y69      cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y69      cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y68      cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.585%)  route 0.360ns (58.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[8]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.564%)  route 0.360ns (58.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[12]/Q
                         net (fo=5, routed)           0.360    -0.068    cnt_reg[12]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[12]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.147    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.463%)  route 0.361ns (58.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    cnt_reg[4]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    cnt_reg_n_0_[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.060    cnt_reg[0]_i_2_n_6
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.144    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[13]/Q
                         net (fo=3, routed)           0.390    -0.039    cnt_reg[13]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    cnt_reg[12]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.147    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[9]/Q
                         net (fo=3, routed)           0.395    -0.032    cnt_reg[9]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    cnt_reg[8]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.395    -0.031    cnt_reg[5]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    cnt_reg[4]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.332ns (48.004%)  route 0.360ns (51.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.123 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.123    cnt_reg[8]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.332ns (47.879%)  route 0.361ns (52.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.126 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.126    cnt_reg[4]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    cnt_reg_n_0_[2]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.128    cnt_reg[0]_i_2_n_5
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.144    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.707ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.704ns (19.853%)  route 2.842ns (80.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.655     2.719    cnt[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.594   198.574    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.599   199.173    
                         clock uncertainty           -0.318   198.856    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429   198.427    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.427    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                195.707    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.786ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.425%)  route 2.743ns (79.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.556     2.620    cnt[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597   198.577    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429   198.406    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.406    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                195.786    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    

Slack (MET) :             195.823ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.659%)  route 2.704ns (79.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713    -0.827    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  cnt_reg[11]/Q
                         net (fo=5, routed)           1.381     1.010    cnt_reg[11]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     1.134 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.806     1.940    cnt[0]_i_4_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.124     2.064 r  cnt[0]_i_1/O
                         net (fo=14, routed)          0.517     2.581    cnt[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595   198.575    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.585%)  route 0.360ns (58.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[8]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.564%)  route 0.360ns (58.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[12]/Q
                         net (fo=5, routed)           0.360    -0.068    cnt_reg[12]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.047 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    cnt_reg[12]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.147    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.463%)  route 0.361ns (58.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    cnt_reg[4]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    cnt_reg_n_0_[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.060    cnt_reg[0]_i_2_n_6
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.144    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.173%)  route 0.390ns (60.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595    -0.569    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cnt_reg[13]/Q
                         net (fo=3, routed)           0.390    -0.039    cnt_reg[13]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    cnt_reg[12]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866    -0.807    clk_out1
    SLICE_X0Y70          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105    -0.147    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[9]/Q
                         net (fo=3, routed)           0.395    -0.032    cnt_reg[9]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    cnt_reg[8]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.251ns (38.854%)  route 0.395ns (61.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.395    -0.031    cnt_reg[5]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.079 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.079    cnt_reg[4]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.332ns (48.004%)  route 0.360ns (51.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.568    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.360    -0.068    cnt_reg[8]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.123 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.123    cnt_reg[8]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.867    -0.806    clk_out1
    SLICE_X0Y69          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105    -0.146    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.332ns (47.879%)  route 0.361ns (52.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.567    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.361    -0.065    cnt_reg[4]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.126 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.126    cnt_reg[4]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868    -0.805    clk_out1
    SLICE_X0Y68          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105    -0.145    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.598    -0.566    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    cnt_reg_n_0_[2]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.128    cnt_reg[0]_i_2_n_5
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.804    clk_out1
    SLICE_X0Y67          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105    -0.144    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    





