// Seed: 173379807
module module_0;
  wire  id_1;
  uwire id_2;
  id_3(
      .id_0(1), .id_1(id_2 * 1 ? 1 : 1'b0), .id_2(id_2)
  );
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wire id_3
);
  wire id_5 = 1;
  module_0();
endmodule
module module_2;
  id_2(
      1, id_1, 1, 1, 1
  );
  wire id_3;
  module_0();
endmodule
module module_3 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2,
    input  tri1  id_3
);
  final id_2 <= id_0;
  module_0();
  reg id_5, id_6;
  wire id_7;
  task id_8;
    begin
      id_6 <= id_0;
    end
  endtask
endmodule
