/* Generated by Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os) */

module \../true.aig (n0_inv);
  wire n0;
  output n0_inv;
  assign n0_inv = ~n0;
endmodule
