<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb2.load.10" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb2.store.12" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb2.load.17" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb2.store.19" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.10" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.12" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.17" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.19" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb7.load.10" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb7.store.12" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb7.load.17" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb7.store.19" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb9.load.10" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb9.store.12" VarName="X1" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb9.load.17" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/kp_502_7.cpp:6:7" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb9.store.19" VarName="X2" LoopLoc="./source/kp_502_7.cpp:6:7" LoopName="Loop" ParentFunc="kp_502_7(int*, int*, int*, int*, int*, int*)"/>
</VitisHLS:BurstInfo>

