Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar 27 20:28:04 2022
| Host         : Bill-Matebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.907        0.000                      0                   99        0.154        0.000                      0                   99        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.907        0.000                      0                   99        0.154        0.000                      0                   99        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 1.823ns (59.538%)  route 1.239ns (40.462%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  r/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.381    r/calc/_inferred__0/i__carry_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.637 r  r/calc/_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.425     8.062    r/ans_0[6]
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.302     8.364 r  r/a1[6]_i_2/O
                         net (fo=1, routed)           0.000     8.364    r/a1[6]_i_2_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.031    15.271    r/a1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.916ns (63.081%)  route 1.121ns (36.919%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  r/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.381    r/calc/_inferred__0/i__carry_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.729 r  r/calc/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.308     8.037    r/ans_0[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.303     8.340 r  r/a1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.340    r/a1[5]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.031    15.271    r/a1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.799ns (61.638%)  route 1.120ns (38.362%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  r/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.381    r/calc/_inferred__0/i__carry_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.616 r  r/calc/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.306     7.922    r/ans_0[4]
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.299     8.221 r  r/a1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.221    r/a1[4]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.029    15.269    r/a1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.661ns (56.513%)  route 1.278ns (43.487%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.471 r  r/calc/_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.465     7.935    r/ans_0[3]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.306     8.241 r  r/a1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.241    r/a1[3]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[3]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)        0.079    15.322    r/a1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.597ns (58.929%)  route 1.113ns (41.071%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.411 r  r/calc/_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.300     7.710    r/ans_0[2]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.302     8.012 r  r/a1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.012    r/a1[2]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[2]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)        0.081    15.324    r/a1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 r/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.264ns (49.111%)  route 1.310ns (50.889%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[0]/Q
                         net (fo=2, routed)           0.648     6.369    r/calc/Q[0]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.299     6.668 r  r/calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.668    r/calc/i__carry_i_4_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.915 r  r/calc/_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.662     7.577    r/ans_0[0]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.299     7.876 r  r/a1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.876    r/a1[0]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[0]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)        0.079    15.322    r/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.773ns (34.665%)  route 1.457ns (65.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.478     5.778 r  r/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.848     6.626    r/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.295     6.921 r  r/a1[6]_i_1/O
                         net (fo=7, routed)           0.609     7.530    r/a1
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.035    r/a1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.773ns (34.665%)  route 1.457ns (65.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.478     5.778 r  r/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.848     6.626    r/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.295     6.921 r  r/a1[6]_i_1/O
                         net (fo=7, routed)           0.609     7.530    r/a1
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.035    r/a1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.773ns (34.665%)  route 1.457ns (65.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.478     5.778 r  r/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.848     6.626    r/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.295     6.921 r  r/a1[6]_i_1/O
                         net (fo=7, routed)           0.609     7.530    r/a1
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.035    r/a1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 r/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ans_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.613ns (66.475%)  route 0.813ns (33.525%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  r/b_reg[1]/Q
                         net (fo=2, routed)           0.813     6.535    r/calc/Q[1]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.296     6.831 r  r/calc/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.831    r/calc/i__carry_i_3_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  r/calc/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.381    r/calc/_inferred__0/i__carry_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.729 r  r/calc/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.000     7.729    r/ans_0[5]
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    15.001    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[5]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.051    15.292    r/ans_reg[5]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  7.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 r/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    r/CLK
    SLICE_X3Y118         FDPE                                         r  r/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  r/FSM_onehot_state_reg[0]/Q
                         net (fo=22, routed)          0.101     1.752    r/a10
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  r/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    r/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.120     1.643    r/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r/a1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.509    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r/a1_reg[4]/Q
                         net (fo=2, routed)           0.098     1.748    r/a1_reg_n_0_[4]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  r/a2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    r/a2[4]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.026    r/CLK
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[4]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     1.613    r/a2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r/a1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.509    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r/a1_reg[6]/Q
                         net (fo=2, routed)           0.124     1.774    r/a1_reg_n_0_[6]
    SLICE_X1Y118         FDRE                                         r  r/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X1Y118         FDRE                                         r  r/a_reg[6]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.070     1.594    r/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 r/a2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.509    r/CLK
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r/a2_reg[5]/Q
                         net (fo=1, routed)           0.143     1.794    r/a2[5]
    SLICE_X1Y118         FDRE                                         r  r/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X1Y118         FDRE                                         r  r/b_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.075     1.599    r/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 r/a1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.509    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r/a1_reg[5]/Q
                         net (fo=2, routed)           0.120     1.771    r/a1_reg_n_0_[5]
    SLICE_X1Y118         FDRE                                         r  r/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X1Y118         FDRE                                         r  r/a_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.047     1.571    r/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 r/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/run_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.509    r/CLK
    SLICE_X2Y119         FDRE                                         r  r/button_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  r/button_r1_reg/Q
                         net (fo=2, routed)           0.073     1.731    r/button_r1
    SLICE_X2Y119         LUT2 (Prop_lut2_I0_O)        0.098     1.829 r  r/run_i_1/O
                         net (fo=1, routed)           0.000     1.829    r/run_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  r/run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.026    r/CLK
    SLICE_X2Y119         FDRE                                         r  r/run_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120     1.629    r/run_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 r/a1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.955%)  route 0.105ns (39.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  r/a1_reg[0]/Q
                         net (fo=2, routed)           0.105     1.780    r/a1_reg_n_0_[0]
    SLICE_X1Y117         FDRE                                         r  r/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     2.028    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/a_reg[0]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.046     1.571    r/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 r/a1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.730%)  route 0.106ns (39.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  r/a1_reg[3]/Q
                         net (fo=2, routed)           0.106     1.781    r/a1_reg_n_0_[3]
    SLICE_X1Y117         FDRE                                         r  r/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     2.028    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/a_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.047     1.572    r/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 r/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  r/FSM_onehot_state_reg[3]/Q
                         net (fo=15, routed)          0.130     1.804    r/a
    SLICE_X3Y118         FDCE                                         r  r/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X3Y118         FDCE                                         r  r/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.066     1.589    r/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 r/a2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    r/CLK
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  r/a2_reg[1]/Q
                         net (fo=1, routed)           0.164     1.817    r/a2[1]
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     2.028    r/CLK
    SLICE_X1Y117         FDRE                                         r  r/b_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.071     1.596    r/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118    r/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    r/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    r/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    r/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118    r/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118    r/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    r/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    r/a1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    r/a1_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118    r/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    r/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/ans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.011ns (65.969%)  route 2.069ns (34.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  r/ans_reg[1]/Q
                         net (fo=1, routed)           2.069     7.828    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555    11.383 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.383    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.994ns (65.738%)  route 2.081ns (34.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  r/ans_reg[6]/Q
                         net (fo=1, routed)           2.081     7.838    led_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         3.538    11.375 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.375    led[6]
    F18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 4.004ns (65.939%)  route 2.068ns (34.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  r/ans_reg[2]/Q
                         net (fo=1, routed)           2.068     7.826    led_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548    11.374 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.374    led[2]
    E18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 4.021ns (68.123%)  route 1.882ns (31.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  r/ans_reg[0]/Q
                         net (fo=1, routed)           1.882     7.640    led_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.205 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.205    led[0]
    C17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.977ns (69.804%)  route 1.720ns (30.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  r/ans_reg[3]/Q
                         net (fo=1, routed)           1.720     7.479    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521    11.000 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.000    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.994ns (70.284%)  route 1.688ns (29.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  r/ans_reg[5]/Q
                         net (fo=1, routed)           1.688     7.445    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538    10.982 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.982    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.992ns (70.457%)  route 1.674ns (29.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.698     5.300    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  r/ans_reg[4]/Q
                         net (fo=1, routed)           1.674     7.430    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536    10.967 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.967    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/ans_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.378ns (80.212%)  route 0.340ns (19.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r/ans_reg[4]/Q
                         net (fo=1, routed)           0.340     1.991    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.229 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.229    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.363ns (78.949%)  route 0.363ns (21.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r/ans_reg[3]/Q
                         net (fo=1, routed)           0.363     2.016    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.238 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.238    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.379ns (79.603%)  route 0.353ns (20.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r/ans_reg[5]/Q
                         net (fo=1, routed)           0.353     2.005    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.243 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.243    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.407ns (76.521%)  route 0.432ns (23.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r/ans_reg[0]/Q
                         net (fo=1, routed)           0.432     2.084    led_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.350 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.350    led[0]
    C17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.390ns (73.963%)  route 0.489ns (26.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r/ans_reg[2]/Q
                         net (fo=1, routed)           0.489     2.142    led_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.390 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.390    led[2]
    E18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.380ns (73.339%)  route 0.501ns (26.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.510    r/CLK
    SLICE_X0Y118         FDRE                                         r  r/ans_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r/ans_reg[6]/Q
                         net (fo=1, routed)           0.501     2.153    led_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.391 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.391    led[6]
    F18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/ans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.397ns (73.787%)  route 0.496ns (26.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.511    r/CLK
    SLICE_X0Y117         FDRE                                         r  r/ans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r/ans_reg[1]/Q
                         net (fo=1, routed)           0.496     2.149    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.405 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.405    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            r/a1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 1.607ns (39.439%)  route 2.467ns (60.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.467     3.950    r/sw_IBUF[0]
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  r/a1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.074    r/a1[0]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581     5.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            r/a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.065ns  (logic 1.607ns (39.533%)  route 2.458ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.458     3.941    r/sw_IBUF[0]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     4.065 r  r/a2[0]_i_1/O
                         net (fo=1, routed)           0.000     4.065    r/a2[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.582     5.004    r/CLK
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            r/a1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.898ns  (logic 1.599ns (41.016%)  route 2.299ns (58.984%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.299     3.774    r/sw_IBUF[6]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  r/a1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.898    r/a1[6]_i_2_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     5.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[6]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            r/a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.599ns (41.054%)  route 2.296ns (58.946%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.296     3.770    r/sw_IBUF[6]
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.124     3.894 r  r/a2[6]_i_2/O
                         net (fo=1, routed)           0.000     3.894    r/a2[6]_i_2_n_0
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     5.000    r/CLK
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            r/a1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 1.620ns (45.967%)  route 1.904ns (54.033%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    F13                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           1.904     3.400    r/sw_IBUF[5]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     3.524 r  r/a1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.524    r/a1[5]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     5.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[5]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            r/a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 1.620ns (45.967%)  route 1.904ns (54.033%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    F13                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           1.904     3.400    r/sw_IBUF[5]
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.124     3.524 r  r/a2[5]_i_1/O
                         net (fo=1, routed)           0.000     3.524    r/a2[5]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     5.000    r/CLK
    SLICE_X1Y119         FDRE                                         r  r/a2_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            r/a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.596ns (48.481%)  route 1.696ns (51.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           1.696     3.168    r/sw_IBUF[3]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     3.292 r  r/a2[3]_i_1/O
                         net (fo=1, routed)           0.000     3.292    r/a2[3]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.582     5.004    r/CLK
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            r/a1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.149ns  (logic 1.584ns (50.296%)  route 1.565ns (49.704%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.565     3.025    r/sw_IBUF[2]
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.124     3.149 r  r/a1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.149    r/a1[2]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581     5.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            r/a1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 1.591ns (51.664%)  route 1.489ns (48.336%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F16                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.489     2.956    r/sw_IBUF[1]
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  r/a1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.080    r/a1[1]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581     5.003    r/CLK
    SLICE_X2Y117         FDRE                                         r  r/a1_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            r/a1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.073ns  (logic 1.615ns (52.574%)  route 1.457ns (47.426%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.457     2.949    r/sw_IBUF[4]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.124     3.073 r  r/a1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.073    r/a1[4]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     5.000    r/CLK
    SLICE_X0Y119         FDRE                                         r  r/a1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X3Y118         FDPE                                         f  r/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X3Y118         FDPE                                         r  r/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X2Y118         FDCE                                         f  r/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X2Y118         FDCE                                         f  r/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X2Y118         FDCE                                         f  r/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X3Y118         FDCE                                         f  r/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X3Y118         FDCE                                         r  r/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X3Y118         FDCE                                         f  r/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X3Y118         FDCE                                         r  r/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            r/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.122%)  route 0.482ns (66.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sw_IBUF[7]_inst/O
                         net (fo=7, routed)           0.482     0.721    r/sw_IBUF[7]
    SLICE_X2Y118         FDCE                                         f  r/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    r/CLK
    SLICE_X2Y118         FDCE                                         r  r/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/button_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.266ns (35.957%)  route 0.474ns (64.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.741    r/en
    SLICE_X2Y119         FDRE                                         r  r/button_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.026    r/CLK
    SLICE_X2Y119         FDRE                                         r  r/button_r1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            r/a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.280ns (36.866%)  route 0.480ns (63.134%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.480     0.715    r/sw_IBUF[1]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.045     0.760 r  r/a2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.760    r/a2[1]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     2.029    r/CLK
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            r/a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.273ns (35.018%)  route 0.507ns (64.982%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.507     0.735    r/sw_IBUF[2]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.045     0.780 r  r/a2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.780    r/a2[2]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     2.029    r/CLK
    SLICE_X1Y116         FDRE                                         r  r/a2_reg[2]/C





