
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+498 (git sha1 ae85f4a, gcc 7.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/src/bp_fe_top/design.v
Parsing Verilog input from `./designs/src/bp_fe_top/design.v' to AST representation.
Generating RTLIL representation for module `\nangate45_120x64_1P_bit'.
Generating RTLIL representation for module `\nangate45_64x512_1P_BM'.
Generating RTLIL representation for module `\nangate45_8x64_1P_bit'.
Generating RTLIL representation for module `\bsg_dff_reset_en_width_p27'.
Generating RTLIL representation for module `\bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0'.
Generating RTLIL representation for module `\bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0'.
Generating RTLIL representation for module `\bsg_mem_1rw_sync_width_p49_els_p64'.
Generating RTLIL representation for module `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6'.
Generating RTLIL representation for module `\instr_scan_vaddr_width_p39_instr_width_p32'.
Generating RTLIL representation for module `\bp_fe_pc_gen_02'.
Generating RTLIL representation for module `\bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64'.
Generating RTLIL representation for module `\bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64'.
./designs/src/bp_fe_top/design.v:5000: Warning: Identifier `\w_mask_i' is implicitly declared.
Generating RTLIL representation for module `\bsg_scan_width_p8_or_p1_lo_to_hi_p1'.
Generating RTLIL representation for module `\bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1'.
Generating RTLIL representation for module `\bsg_encode_one_hot_width_p1'.
Generating RTLIL representation for module `\bsg_encode_one_hot_width_p2'.
Generating RTLIL representation for module `\bsg_encode_one_hot_width_p4'.
Generating RTLIL representation for module `\bsg_encode_one_hot_width_p8_lo_to_hi_p1'.
Generating RTLIL representation for module `\bsg_priority_encode_width_p8_lo_to_hi_p1'.
Generating RTLIL representation for module `\bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64'.
Generating RTLIL representation for module `\bsg_scan_7_1_1'.
Generating RTLIL representation for module `\bsg_priority_encode_one_hot_out_7_1'.
Generating RTLIL representation for module `\bsg_encode_one_hot_width_p8'.
Generating RTLIL representation for module `\bsg_encode_one_hot_7_1'.
Generating RTLIL representation for module `\bsg_priority_encode_7_1'.
Generating RTLIL representation for module `\bsg_lru_pseudo_tree_encode_ways_p8'.
Generating RTLIL representation for module `\bp_fe_lce_req_02'.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5667.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5735.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5737.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5739.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5741.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5743.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5745.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5747.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5749.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5751.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5753.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5755.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5757.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5759.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5761.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5763.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5765.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5767.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5769.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5771.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5773.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5775.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5777.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5779.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5781.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5783.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5785.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5787.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5789.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5791.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5793.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5795.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5797.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5799.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5801.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5803.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5805.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5807.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5808.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5809.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5810.
Warning: reg '\lce_resp_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:5899.
Generating RTLIL representation for module `\bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0'.
Generating RTLIL representation for module `\bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0'.
Generating RTLIL representation for module `\bsg_two_fifo_width_p53'.
Generating RTLIL representation for module `\bp_fe_lce_cmd_02'.
Generating RTLIL representation for module `\bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0'.
Generating RTLIL representation for module `\bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0'.
Generating RTLIL representation for module `\bsg_two_fifo_width_p518'.
Generating RTLIL representation for module `\bp_fe_lce_data_cmd_02'.
Generating RTLIL representation for module `\bp_fe_lce_02'.
Generating RTLIL representation for module `\bsg_mux_width_p64_els_p8'.
Generating RTLIL representation for module `\bsg_mux_width_p64_els_p2'.
Generating RTLIL representation for module `\bsg_swap_width_p64'.
Generating RTLIL representation for module `\bsg_swap_width_p128'.
Generating RTLIL representation for module `\bsg_swap_width_p256'.
Generating RTLIL representation for module `\bsg_mux_butterfly_width_p64_els_p8'.
Generating RTLIL representation for module `\bsg_decode_num_out_p8'.
Generating RTLIL representation for module `\bsg_lru_pseudo_tree_decode_ways_p8'.
Generating RTLIL representation for module `\bp_fe_icache_02'.
Warning: reg '\icache_pc_gen_data_o' is assigned in a continuous assignment at ./designs/src/bp_fe_top/design.v:11108.
Generating RTLIL representation for module `\bsg_dff_reset_width_p1'.
Generating RTLIL representation for module `\bsg_dff_reset_width_p27'.
Generating RTLIL representation for module `\bp_be_dtlb_replacement_ways_p8'.
Generating RTLIL representation for module `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1'.
Generating RTLIL representation for module `\bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0'.
Generating RTLIL representation for module `\bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0'.
Generating RTLIL representation for module `\bsg_mem_1rw_sync_width_p33_els_p8'.
Generating RTLIL representation for module `\bp_be_dtlb_02'.
Generating RTLIL representation for module `\bp_fe_top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: tsmc65lp_*
Port declaration: output Q
Port declaration: output QA
Port declaration: output QB
Port declaration: input CLK
Port declaration: input CLKA
Port declaration: input CLKB
Port declaration: input CEN
Port declaration: input CENA
Port declaration: input CENB
Port declaration: input GWEN
Port declaration: input A
Port declaration: input AA
Port declaration: input AB
Port declaration: input D
Port declaration: input DB
Port declaration: input WEN
Port declaration: input WENA
Port declaration: input WENB
Port declaration: input STOV
Port declaration: input EMA
Port declaration: input EMAA
Port declaration: input EMAB
Port declaration: input EMAW
Port declaration: input EMAS
Port declaration: input RET1N
Port declaration: input SE
Port declaration: input TEN
Port declaration: output CENY
Port declaration: output WENY
Port declaration: output AY
Port declaration: output SO
Port declaration: input SI
Port declaration: input TCEN
Port declaration: input TWEN
Port declaration: input TA
Port declaration: input TD
Port declaration: input DFTRAMBYP
Port declaration: input PGEN
Port declaration: input KEN
Port declaration: input BEN
Port declaration: input TQ

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \bp_fe_top
Used module:     \bp_be_dtlb_02
Used module:         \bsg_mem_1rw_sync_width_p33_els_p8
Used module:             \bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0
Used module:                 \bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0
Used module:         \bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1
Used module:             \bsg_priority_encode_width_p8_lo_to_hi_p1
Used module:                 \bsg_encode_one_hot_width_p8_lo_to_hi_p1
Used module:                     \bsg_encode_one_hot_width_p4
Used module:                         \bsg_encode_one_hot_width_p2
Used module:                             \bsg_encode_one_hot_width_p1
Used module:                 \bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1
Used module:                     \bsg_scan_width_p8_or_p1_lo_to_hi_p1
Used module:         \bp_be_dtlb_replacement_ways_p8
Used module:             \bsg_lru_pseudo_tree_encode_ways_p8
Used module:                 \bsg_priority_encode_7_1
Used module:                     \bsg_encode_one_hot_7_1
Used module:                         \bsg_encode_one_hot_width_p8
Used module:                     \bsg_priority_encode_one_hot_out_7_1
Used module:                         \bsg_scan_7_1_1
Used module:             \bsg_lru_pseudo_tree_decode_ways_p8
Used module:         \bsg_dff_reset_width_p27
Used module:         \bsg_dff_reset_width_p1
Used module:     \bp_fe_icache_02
Used module:         \bsg_mux_butterfly_width_p64_els_p8
Used module:             \bsg_swap_width_p256
Used module:             \bsg_swap_width_p128
Used module:             \bsg_swap_width_p64
Used module:         \bsg_decode_num_out_p8
Used module:         \bsg_mux_width_p64_els_p2
Used module:         \bsg_mux_width_p64_els_p8
Used module:         \bp_fe_lce_02
Used module:             \bp_fe_lce_data_cmd_02
Used module:                 \bsg_two_fifo_width_p518
Used module:                     \bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0
Used module:                         \bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0
Used module:             \bp_fe_lce_cmd_02
Used module:                 \bsg_two_fifo_width_p53
Used module:                     \bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0
Used module:                         \bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0
Used module:             \bp_fe_lce_req_02
Used module:         \bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64
Used module:         \bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64
Used module:         \bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64
Used module:     \bp_fe_pc_gen_02
Used module:         \instr_scan_vaddr_width_p39_instr_width_p32
Used module:         \bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6
Used module:             \bsg_mem_1rw_sync_width_p49_els_p64
Used module:                 \bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0
Used module:                     \bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0
Used module:         \bsg_dff_reset_en_width_p27

3.1.2. Analyzing design hierarchy..
Top module:  \bp_fe_top
Used module:     \bp_be_dtlb_02
Used module:         \bsg_mem_1rw_sync_width_p33_els_p8
Used module:             \bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0
Used module:                 \bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0
Used module:         \bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1
Used module:             \bsg_priority_encode_width_p8_lo_to_hi_p1
Used module:                 \bsg_encode_one_hot_width_p8_lo_to_hi_p1
Used module:                     \bsg_encode_one_hot_width_p4
Used module:                         \bsg_encode_one_hot_width_p2
Used module:                             \bsg_encode_one_hot_width_p1
Used module:                 \bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1
Used module:                     \bsg_scan_width_p8_or_p1_lo_to_hi_p1
Used module:         \bp_be_dtlb_replacement_ways_p8
Used module:             \bsg_lru_pseudo_tree_encode_ways_p8
Used module:                 \bsg_priority_encode_7_1
Used module:                     \bsg_encode_one_hot_7_1
Used module:                         \bsg_encode_one_hot_width_p8
Used module:                     \bsg_priority_encode_one_hot_out_7_1
Used module:                         \bsg_scan_7_1_1
Used module:             \bsg_lru_pseudo_tree_decode_ways_p8
Used module:         \bsg_dff_reset_width_p27
Used module:         \bsg_dff_reset_width_p1
Used module:     \bp_fe_icache_02
Used module:         \bsg_mux_butterfly_width_p64_els_p8
Used module:             \bsg_swap_width_p256
Used module:             \bsg_swap_width_p128
Used module:             \bsg_swap_width_p64
Used module:         \bsg_decode_num_out_p8
Used module:         \bsg_mux_width_p64_els_p2
Used module:         \bsg_mux_width_p64_els_p8
Used module:         \bp_fe_lce_02
Used module:             \bp_fe_lce_data_cmd_02
Used module:                 \bsg_two_fifo_width_p518
Used module:                     \bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0
Used module:                         \bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0
Used module:             \bp_fe_lce_cmd_02
Used module:                 \bsg_two_fifo_width_p53
Used module:                     \bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0
Used module:                         \bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0
Used module:             \bp_fe_lce_req_02
Used module:         \bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64
Used module:         \bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64
Used module:         \bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64
Used module:     \bp_fe_pc_gen_02
Used module:         \instr_scan_vaddr_width_p39_instr_width_p32
Used module:         \bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6
Used module:             \bsg_mem_1rw_sync_width_p49_els_p64
Used module:                 \bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0
Used module:                     \bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0
Used module:         \bsg_dff_reset_en_width_p27
Removed 0 unused modules.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64.macro_mem.w_mask_in from 7 bits to 8 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64.macro_mem.rd_out from 7 bits to 8 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64.macro_mem.wd_in from 7 bits to 8 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64.macro_mem.w_mask_in from 1 bits to 64 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem1.w_mask_in from 116 bits to 120 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem1.rd_out from 116 bits to 120 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem1.wd_in from 116 bits to 120 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem0.w_mask_in from 116 bits to 120 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem0.rd_out from 116 bits to 120 bits.
Warning: Resizing cell port bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.macro_mem0.wd_in from 116 bits to 120 bits.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\bp_fe_top.$proc$./designs/src/bp_fe_top/design.v:12534$7329'.
Found and cleaned up 1 empty switch in `\bsg_mem_1rw_sync_width_p33_els_p8.$proc$./designs/src/bp_fe_top/design.v:12134$7268'.
Found and cleaned up 1 empty switch in `\bsg_dff_reset_width_p27.$proc$./designs/src/bp_fe_top/design.v:11388$6832'.
Found and cleaned up 1 empty switch in `\bsg_dff_reset_width_p1.$proc$./designs/src/bp_fe_top/design.v:11356$6827'.
Found and cleaned up 1 empty switch in `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
Found and cleaned up 1 empty switch in `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
Found and cleaned up 1 empty switch in `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
Found and cleaned up 1 empty switch in `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
Found and cleaned up 1 empty switch in `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
Found and cleaned up 1 empty switch in `\bsg_mem_1rw_sync_width_p49_els_p64.$proc$./designs/src/bp_fe_top/design.v:3804$3384'.
Cleaned up 10 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./designs/src/bp_fe_top/design.v:11273$6823 in module bp_fe_icache_02.
Marked 5 switch rules as full_case in process $proc$./designs/src/bp_fe_top/design.v:5982$4259 in module bp_fe_lce_req_02.
Marked 2 switch rules as full_case in process $proc$./designs/src/bp_fe_top/design.v:4887$3923 in module bp_fe_pc_gen_02.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bp_fe_top.$proc$./designs/src/bp_fe_top/design.v:12534$7329'.
     1/1: $0\itlb_fill_r[0:0]
Creating decoders for process `\bsg_mem_1rw_sync_width_p33_els_p8.$proc$./designs/src/bp_fe_top/design.v:12134$7268'.
     1/1: $0\data_o[32:0]
Creating decoders for process `\bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:12023$7264'.
     1/8: $0\mem[263:0] [65:33]
     2/8: $0\mem[263:0] [32:0]
     3/8: $0\mem[263:0] [98:66]
     4/8: $0\mem[263:0] [131:99]
     5/8: $0\mem[263:0] [164:132]
     6/8: $0\mem[263:0] [197:165]
     7/8: $0\mem[263:0] [230:198]
     8/8: $0\mem[263:0] [263:231]
Creating decoders for process `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.$proc$./designs/src/bp_fe_top/design.v:11637$6960'.
     1/16: $0\valid[7:0] [1]
     2/16: $0\valid[7:0] [0]
     3/16: $0\valid[7:0] [2]
     4/16: $0\valid[7:0] [3]
     5/16: $0\valid[7:0] [4]
     6/16: $0\valid[7:0] [5]
     7/16: $0\valid[7:0] [6]
     8/16: $0\valid[7:0] [7]
     9/16: $0\mem[215:0] [26:0]
    10/16: $0\mem[215:0] [80:54]
    11/16: $0\mem[215:0] [107:81]
    12/16: $0\mem[215:0] [134:108]
    13/16: $0\mem[215:0] [161:135]
    14/16: $0\mem[215:0] [188:162]
    15/16: $0\mem[215:0] [215:189]
    16/16: $0\mem[215:0] [53:27]
Creating decoders for process `\bp_be_dtlb_replacement_ways_p8.$proc$./designs/src/bp_fe_top/design.v:11474$6864'.
     1/1: $0\lru_r[6:0]
Creating decoders for process `\bsg_dff_reset_width_p27.$proc$./designs/src/bp_fe_top/design.v:11388$6832'.
     1/1: $0\data_o[26:0]
Creating decoders for process `\bsg_dff_reset_width_p1.$proc$./designs/src/bp_fe_top/design.v:11356$6827'.
     1/1: $0\data_o[0:0]
Creating decoders for process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
     1/28: $0\tag_tv_r[215:0] [150:52]
     2/28: $0\tag_tv_r[215:0] [51:0]
     3/28: $0\addr_tv_r[38:0] [30:8]
     4/28: $0\addr_tv_r[38:0] [7]
     5/28: $0\addr_tv_r[38:0] [6]
     6/28: $0\addr_tv_r[38:0] [38:31]
     7/28: $0\addr_tv_r[38:0] [5]
     8/28: $0\addr_tv_r[38:0] [4]
     9/28: $0\ld_data_tv_r[511:0] [17:0]
    10/28: $0\addr_tv_r[38:0] [3]
    11/28: $0\ld_data_tv_r[511:0] [116:18]
    12/28: $0\addr_tv_r[38:0] [2]
    13/28: $0\ld_data_tv_r[511:0] [215:117]
    14/28: $0\addr_tv_r[38:0] [1]
    15/28: $0\ld_data_tv_r[511:0] [314:216]
    16/28: $0\addr_tv_r[38:0] [0]
    17/28: $0\ld_data_tv_r[511:0] [413:315]
    18/28: $0\lce_data_mem_pkt_way_r[2:0]
    19/28: $0\state_tv_r[15:0]
    20/28: $0\tag_tv_r[215:0] [215:151]
    21/28: $0\uncached_load_data_r[63:0]
    22/28: $0\uncached_load_data_v_r[0:0]
    23/28: $0\uncached_tv_r[0:0]
    24/28: $0\v_tv_r[0:0]
    25/28: $0\ld_data_tv_r[511:0] [511:414]
    26/28: $0\vaddr_tl_r[38:0]
    27/28: $0\itlb_icache_data_resp_ready_o[0:0]
    28/28: $0\icache_pc_gen_data_o[38:0]
Creating decoders for process `\bp_fe_lce_02.$proc$./designs/src/bp_fe_top/design.v:9511$5912'.
     1/1: $0\lce_mode_o[0:0]
Creating decoders for process `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
     1/4: $0\full_r[0:0]
     2/4: $0\empty_r[0:0]
     3/4: $0\head_r[0:0]
     4/4: $0\tail_r[0:0]
Creating decoders for process `\bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:9014$5809'.
     1/22: $0\mem[1035:0] [121:23]
     2/22: $0\mem[1035:0] [22:5]
     3/22: $0\mem[1035:0] [4]
     4/22: $0\mem[1035:0] [220:122]
     5/22: $0\mem[1035:0] [3]
     6/22: $0\mem[1035:0] [319:221]
     7/22: $0\mem[1035:0] [2]
     8/22: $0\mem[1035:0] [418:320]
     9/22: $0\mem[1035:0] [1]
    10/22: $0\mem[1035:0] [517:419]
    11/22: $0\mem[1035:0] [0]
    12/22: $0\mem[1035:0] [540:523]
    13/22: $0\mem[1035:0] [522]
    14/22: $0\mem[1035:0] [738:640]
    15/22: $0\mem[1035:0] [521]
    16/22: $0\mem[1035:0] [837:739]
    17/22: $0\mem[1035:0] [520]
    18/22: $0\mem[1035:0] [936:838]
    19/22: $0\mem[1035:0] [519]
    20/22: $0\mem[1035:0] [1035:937]
    21/22: $0\mem[1035:0] [518]
    22/22: $0\mem[1035:0] [639:541]
Creating decoders for process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
     1/30: $0\data_r[511:0] [2]
     2/30: $0\data_r[511:0] [1]
     3/30: $0\data_r[511:0] [3]
     4/30: $0\data_r[511:0] [16:5]
     5/30: $0\data_r[511:0] [4]
     6/30: $0\data_r[511:0] [93:17]
     7/30: $0\data_r[511:0] [96:94]
     8/30: $0\data_r[511:0] [115:97]
     9/30: $0\data_r[511:0] [192:116]
    10/30: $0\data_r[511:0] [195:193]
    11/30: $0\data_r[511:0] [214:196]
    12/30: $0\data_r[511:0] [291:215]
    13/30: $0\data_r[511:0] [294:292]
    14/30: $0\data_r[511:0] [313:295]
    15/30: $0\data_r[511:0] [390:314]
    16/30: $0\data_r[511:0] [393:391]
    17/30: $0\data_r[511:0] [412:394]
    18/30: $0\data_r[511:0] [492:490]
    19/30: $0\data_r[511:0] [507]
    20/30: $0\data_r[511:0] [489:413]
    21/30: $0\data_r[511:0] [506:493]
    22/30: $0\data_r[511:0] [508]
    23/30: $0\data_r[511:0] [509]
    24/30: $0\data_r[511:0] [510]
    25/30: $0\data_r[511:0] [511]
    26/30: $0\data_r[511:0] [0]
    27/30: $0\flag_data_buffered_r[0:0]
    28/30: $0\syn_ack_cnt_r[0:0]
    29/30: $0\flag_invalidate_r[0:0]
    30/30: $0\state_r[1:0]
Creating decoders for process `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
     1/4: $0\full_r[0:0]
     2/4: $0\empty_r[0:0]
     3/4: $0\head_r[0:0]
     4/4: $0\tail_r[0:0]
Creating decoders for process `\bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:6162$4372'.
     1/2: $0\mem[105:0] [105:53]
     2/2: $0\mem[105:0] [52:0]
Creating decoders for process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
     1/8: $0\set_tag_received_r[0:0]
     2/8: $0\cce_data_received_r[0:0]
     3/8: $0\tr_data_received_r[0:0]
     4/8: $0\lru_flopped_r[0:0]
     5/8: $0\lru_way_r[2:0]
     6/8: $0\miss_addr_o[38:0]
     7/8: $0\lce_resp_o[42:42]
     8/8: $0\state_r[2:0]
Creating decoders for process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
     1/7: $0\pc_v_if2_r[0:0]
     2/7: $0\pc_v_if1_r[0:0]
     3/7: $0\itlb_miss_if2_r[0:0]
     4/7: $0\state_r[1:0]
     5/7: $0\pc_if1_r[38:0]
     6/7: $0\pc_if2_r[38:0]
     7/7: $0\pc_resume_r[38:0]
Creating decoders for process `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
     1/67: $0\v_r[63:0] [1]
     2/67: $0\v_r[63:0] [0]
     3/67: $0\v_r[63:0] [2]
     4/67: $0\v_r[63:0] [3]
     5/67: $0\v_r[63:0] [4]
     6/67: $0\v_r[63:0] [5]
     7/67: $0\v_r[63:0] [6]
     8/67: $0\v_r[63:0] [7]
     9/67: $0\v_r[63:0] [8]
    10/67: $0\v_r[63:0] [9]
    11/67: $0\v_r[63:0] [10]
    12/67: $0\v_r[63:0] [11]
    13/67: $0\v_r[63:0] [12]
    14/67: $0\v_r[63:0] [13]
    15/67: $0\v_r[63:0] [14]
    16/67: $0\v_r[63:0] [15]
    17/67: $0\v_r[63:0] [16]
    18/67: $0\v_r[63:0] [17]
    19/67: $0\v_r[63:0] [18]
    20/67: $0\v_r[63:0] [19]
    21/67: $0\v_r[63:0] [20]
    22/67: $0\v_r[63:0] [21]
    23/67: $0\v_r[63:0] [22]
    24/67: $0\v_r[63:0] [23]
    25/67: $0\v_r[63:0] [24]
    26/67: $0\v_r[63:0] [25]
    27/67: $0\v_r[63:0] [26]
    28/67: $0\v_r[63:0] [27]
    29/67: $0\v_r[63:0] [28]
    30/67: $0\v_r[63:0] [29]
    31/67: $0\v_r[63:0] [30]
    32/67: $0\v_r[63:0] [31]
    33/67: $0\v_r[63:0] [32]
    34/67: $0\v_r[63:0] [33]
    35/67: $0\v_r[63:0] [34]
    36/67: $0\v_r[63:0] [35]
    37/67: $0\v_r[63:0] [36]
    38/67: $0\v_r[63:0] [37]
    39/67: $0\v_r[63:0] [38]
    40/67: $0\v_r[63:0] [39]
    41/67: $0\v_r[63:0] [40]
    42/67: $0\v_r[63:0] [41]
    43/67: $0\v_r[63:0] [42]
    44/67: $0\v_r[63:0] [43]
    45/67: $0\v_r[63:0] [44]
    46/67: $0\v_r[63:0] [45]
    47/67: $0\v_r[63:0] [46]
    48/67: $0\v_r[63:0] [47]
    49/67: $0\v_r[63:0] [48]
    50/67: $0\v_r[63:0] [49]
    51/67: $0\v_r[63:0] [50]
    52/67: $0\v_r[63:0] [51]
    53/67: $0\v_r[63:0] [52]
    54/67: $0\v_r[63:0] [53]
    55/67: $0\v_r[63:0] [54]
    56/67: $0\v_r[63:0] [55]
    57/67: $0\v_r[63:0] [56]
    58/67: $0\v_r[63:0] [57]
    59/67: $0\v_r[63:0] [58]
    60/67: $0\v_r[63:0] [59]
    61/67: $0\v_r[63:0] [60]
    62/67: $0\v_r[63:0] [61]
    63/67: $0\v_r[63:0] [62]
    64/67: $0\v_r[63:0] [63]
    65/67: $0\r_tag_r[9:0]
    66/67: $0\r_v_r[0:0]
    67/67: $0\r_idx_r[5:0]
Creating decoders for process `\bsg_mem_1rw_sync_width_p49_els_p64.$proc$./designs/src/bp_fe_top/design.v:3804$3384'.
     1/1: $0\data_o[48:0]
Creating decoders for process `\bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:3525$3380'.
     1/64: $0\mem[3135:0] [97:49]
     2/64: $0\mem[3135:0] [48:0]
     3/64: $0\mem[3135:0] [146:98]
     4/64: $0\mem[3135:0] [195:147]
     5/64: $0\mem[3135:0] [244:196]
     6/64: $0\mem[3135:0] [293:245]
     7/64: $0\mem[3135:0] [342:294]
     8/64: $0\mem[3135:0] [391:343]
     9/64: $0\mem[3135:0] [440:392]
    10/64: $0\mem[3135:0] [489:441]
    11/64: $0\mem[3135:0] [538:490]
    12/64: $0\mem[3135:0] [587:539]
    13/64: $0\mem[3135:0] [636:588]
    14/64: $0\mem[3135:0] [685:637]
    15/64: $0\mem[3135:0] [734:686]
    16/64: $0\mem[3135:0] [783:735]
    17/64: $0\mem[3135:0] [832:784]
    18/64: $0\mem[3135:0] [881:833]
    19/64: $0\mem[3135:0] [930:882]
    20/64: $0\mem[3135:0] [979:931]
    21/64: $0\mem[3135:0] [1028:980]
    22/64: $0\mem[3135:0] [1077:1029]
    23/64: $0\mem[3135:0] [1126:1078]
    24/64: $0\mem[3135:0] [1175:1127]
    25/64: $0\mem[3135:0] [1224:1176]
    26/64: $0\mem[3135:0] [1273:1225]
    27/64: $0\mem[3135:0] [1322:1274]
    28/64: $0\mem[3135:0] [1371:1323]
    29/64: $0\mem[3135:0] [1420:1372]
    30/64: $0\mem[3135:0] [1469:1421]
    31/64: $0\mem[3135:0] [1518:1470]
    32/64: $0\mem[3135:0] [1567:1519]
    33/64: $0\mem[3135:0] [1616:1568]
    34/64: $0\mem[3135:0] [1665:1617]
    35/64: $0\mem[3135:0] [1714:1666]
    36/64: $0\mem[3135:0] [1763:1715]
    37/64: $0\mem[3135:0] [1812:1764]
    38/64: $0\mem[3135:0] [1861:1813]
    39/64: $0\mem[3135:0] [1910:1862]
    40/64: $0\mem[3135:0] [1959:1911]
    41/64: $0\mem[3135:0] [2008:1960]
    42/64: $0\mem[3135:0] [2057:2009]
    43/64: $0\mem[3135:0] [2106:2058]
    44/64: $0\mem[3135:0] [2155:2107]
    45/64: $0\mem[3135:0] [2204:2156]
    46/64: $0\mem[3135:0] [2253:2205]
    47/64: $0\mem[3135:0] [2302:2254]
    48/64: $0\mem[3135:0] [2351:2303]
    49/64: $0\mem[3135:0] [2400:2352]
    50/64: $0\mem[3135:0] [2449:2401]
    51/64: $0\mem[3135:0] [2498:2450]
    52/64: $0\mem[3135:0] [2547:2499]
    53/64: $0\mem[3135:0] [2596:2548]
    54/64: $0\mem[3135:0] [2645:2597]
    55/64: $0\mem[3135:0] [2694:2646]
    56/64: $0\mem[3135:0] [2743:2695]
    57/64: $0\mem[3135:0] [2792:2744]
    58/64: $0\mem[3135:0] [2841:2793]
    59/64: $0\mem[3135:0] [2890:2842]
    60/64: $0\mem[3135:0] [2939:2891]
    61/64: $0\mem[3135:0] [2988:2940]
    62/64: $0\mem[3135:0] [3037:2989]
    63/64: $0\mem[3135:0] [3086:3038]
    64/64: $0\mem[3135:0] [3135:3087]
Creating decoders for process `\bsg_dff_reset_en_width_p27.$proc$./designs/src/bp_fe_top/design.v:104$11'.
     1/1: $0\data_o[26:0]

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bp_fe_top.\itlb_fill_r' using process `\bp_fe_top.$proc$./designs/src/bp_fe_top/design.v:12534$7329'.
  created $dff cell `$procdff$7864' with positive edge clock.
Creating register for signal `\bsg_mem_1rw_sync_width_p33_els_p8.\data_o' using process `\bsg_mem_1rw_sync_width_p33_els_p8.$proc$./designs/src/bp_fe_top/design.v:12134$7268'.
  created $dff cell `$procdff$7865' with positive edge clock.
Creating register for signal `\bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.\mem' using process `\bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:12023$7264'.
  created $dff cell `$procdff$7866' with positive edge clock.
Creating register for signal `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.\mem' using process `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.$proc$./designs/src/bp_fe_top/design.v:11637$6960'.
  created $dff cell `$procdff$7867' with positive edge clock.
Creating register for signal `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.\valid' using process `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.$proc$./designs/src/bp_fe_top/design.v:11637$6960'.
  created $dff cell `$procdff$7868' with positive edge clock.
Creating register for signal `\bp_be_dtlb_replacement_ways_p8.\lru_r' using process `\bp_be_dtlb_replacement_ways_p8.$proc$./designs/src/bp_fe_top/design.v:11474$6864'.
  created $dff cell `$procdff$7869' with positive edge clock.
Creating register for signal `\bsg_dff_reset_width_p27.\data_o' using process `\bsg_dff_reset_width_p27.$proc$./designs/src/bp_fe_top/design.v:11388$6832'.
  created $dff cell `$procdff$7870' with positive edge clock.
Creating register for signal `\bsg_dff_reset_width_p1.\data_o' using process `\bsg_dff_reset_width_p1.$proc$./designs/src/bp_fe_top/design.v:11356$6827'.
  created $dff cell `$procdff$7871' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\icache_pc_gen_data_o [38:0]' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7872' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\itlb_icache_data_resp_ready_o' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7873' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\vaddr_tl_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7874' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\addr_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7875' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\v_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7876' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\uncached_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7877' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\uncached_load_data_v_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7878' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\ld_data_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7879' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\tag_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7880' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\state_tv_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7881' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\lce_data_mem_pkt_way_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7882' with positive edge clock.
Creating register for signal `\bp_fe_icache_02.\uncached_load_data_r' using process `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
  created $dff cell `$procdff$7883' with positive edge clock.
Creating register for signal `\bp_fe_lce_02.\lce_mode_o' using process `\bp_fe_lce_02.$proc$./designs/src/bp_fe_top/design.v:9511$5912'.
  created $dff cell `$procdff$7884' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p518.\tail_r' using process `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
  created $dff cell `$procdff$7885' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p518.\head_r' using process `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
  created $dff cell `$procdff$7886' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p518.\empty_r' using process `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
  created $dff cell `$procdff$7887' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p518.\full_r' using process `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
  created $dff cell `$procdff$7888' with positive edge clock.
Creating register for signal `\bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.\mem' using process `\bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:9014$5809'.
  created $dff cell `$procdff$7889' with positive edge clock.
Creating register for signal `\bp_fe_lce_cmd_02.\state_r' using process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
  created $dff cell `$procdff$7890' with positive edge clock.
Creating register for signal `\bp_fe_lce_cmd_02.\data_r' using process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
  created $dff cell `$procdff$7891' with positive edge clock.
Creating register for signal `\bp_fe_lce_cmd_02.\syn_ack_cnt_r' using process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
  created $dff cell `$procdff$7892' with positive edge clock.
Creating register for signal `\bp_fe_lce_cmd_02.\flag_data_buffered_r' using process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
  created $dff cell `$procdff$7893' with positive edge clock.
Creating register for signal `\bp_fe_lce_cmd_02.\flag_invalidate_r' using process `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
  created $dff cell `$procdff$7894' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p53.\tail_r' using process `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
  created $dff cell `$procdff$7895' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p53.\head_r' using process `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
  created $dff cell `$procdff$7896' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p53.\empty_r' using process `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
  created $dff cell `$procdff$7897' with positive edge clock.
Creating register for signal `\bsg_two_fifo_width_p53.\full_r' using process `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
  created $dff cell `$procdff$7898' with positive edge clock.
Creating register for signal `\bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.\mem' using process `\bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:6162$4372'.
  created $dff cell `$procdff$7899' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\state_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7900' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\lce_resp_o [42]' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7901' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\miss_addr_o' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7902' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\lru_way_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7903' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\lru_flopped_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7904' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\tr_data_received_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7905' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\cce_data_received_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7906' with positive edge clock.
Creating register for signal `\bp_fe_lce_req_02.\set_tag_received_r' using process `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
  created $dff cell `$procdff$7907' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\pc_resume_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7908' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\pc_if2_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7909' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\pc_if1_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7910' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\state_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7911' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\itlb_miss_if2_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7912' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\pc_v_if1_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7913' with positive edge clock.
Creating register for signal `\bp_fe_pc_gen_02.\pc_v_if2_r' using process `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
  created $dff cell `$procdff$7914' with positive edge clock.
Creating register for signal `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.\r_idx_r' using process `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
  created $dff cell `$procdff$7915' with positive edge clock.
Creating register for signal `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.\r_v_r' using process `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
  created $dff cell `$procdff$7916' with positive edge clock.
Creating register for signal `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.\r_tag_r' using process `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
  created $dff cell `$procdff$7917' with positive edge clock.
Creating register for signal `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.\v_r' using process `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
  created $dff cell `$procdff$7918' with positive edge clock.
Creating register for signal `\bsg_mem_1rw_sync_width_p49_els_p64.\data_o' using process `\bsg_mem_1rw_sync_width_p49_els_p64.$proc$./designs/src/bp_fe_top/design.v:3804$3384'.
  created $dff cell `$procdff$7919' with positive edge clock.
Creating register for signal `\bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.\mem' using process `\bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:3525$3380'.
  created $dff cell `$procdff$7920' with positive edge clock.
Creating register for signal `\bsg_dff_reset_en_width_p27.\data_o' using process `\bsg_dff_reset_en_width_p27.$proc$./designs/src/bp_fe_top/design.v:104$11'.
  created $dff cell `$procdff$7921' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bp_fe_top.$proc$./designs/src/bp_fe_top/design.v:12534$7329'.
Removing empty process `bsg_mem_1rw_sync_width_p33_els_p8.$proc$./designs/src/bp_fe_top/design.v:12134$7268'.
Found and cleaned up 8 empty switches in `\bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:12023$7264'.
Removing empty process `bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:12023$7264'.
Found and cleaned up 16 empty switches in `\bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.$proc$./designs/src/bp_fe_top/design.v:11637$6960'.
Removing empty process `bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.$proc$./designs/src/bp_fe_top/design.v:11637$6960'.
Found and cleaned up 1 empty switch in `\bp_be_dtlb_replacement_ways_p8.$proc$./designs/src/bp_fe_top/design.v:11474$6864'.
Removing empty process `bp_be_dtlb_replacement_ways_p8.$proc$./designs/src/bp_fe_top/design.v:11474$6864'.
Removing empty process `bsg_dff_reset_width_p27.$proc$./designs/src/bp_fe_top/design.v:11388$6832'.
Removing empty process `bsg_dff_reset_width_p1.$proc$./designs/src/bp_fe_top/design.v:11356$6827'.
Found and cleaned up 14 empty switches in `\bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
Removing empty process `bp_fe_icache_02.$proc$./designs/src/bp_fe_top/design.v:11273$6823'.
Found and cleaned up 1 empty switch in `\bp_fe_lce_02.$proc$./designs/src/bp_fe_top/design.v:9511$5912'.
Removing empty process `bp_fe_lce_02.$proc$./designs/src/bp_fe_top/design.v:9511$5912'.
Found and cleaned up 2 empty switches in `\bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
Removing empty process `bsg_two_fifo_width_p518.$proc$./designs/src/bp_fe_top/design.v:9172$5841'.
Found and cleaned up 12 empty switches in `\bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:9014$5809'.
Removing empty process `bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:9014$5809'.
Found and cleaned up 27 empty switches in `\bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
Removing empty process `bp_fe_lce_cmd_02.$proc$./designs/src/bp_fe_top/design.v:7857$4766'.
Found and cleaned up 2 empty switches in `\bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
Removing empty process `bsg_two_fifo_width_p53.$proc$./designs/src/bp_fe_top/design.v:6290$4404'.
Found and cleaned up 2 empty switches in `\bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:6162$4372'.
Removing empty process `bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:6162$4372'.
Found and cleaned up 11 empty switches in `\bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
Removing empty process `bp_fe_lce_req_02.$proc$./designs/src/bp_fe_top/design.v:5982$4259'.
Found and cleaned up 4 empty switches in `\bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
Removing empty process `bp_fe_pc_gen_02.$proc$./designs/src/bp_fe_top/design.v:4887$3923'.
Found and cleaned up 64 empty switches in `\bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
Removing empty process `bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.$proc$./designs/src/bp_fe_top/design.v:4274$3770'.
Removing empty process `bsg_mem_1rw_sync_width_p49_els_p64.$proc$./designs/src/bp_fe_top/design.v:3804$3384'.
Found and cleaned up 64 empty switches in `\bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:3525$3380'.
Removing empty process `bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.$proc$./designs/src/bp_fe_top/design.v:3525$3380'.
Found and cleaned up 1 empty switch in `\bsg_dff_reset_en_width_p27.$proc$./designs/src/bp_fe_top/design.v:104$11'.
Removing empty process `bsg_dff_reset_en_width_p27.$proc$./designs/src/bp_fe_top/design.v:104$11'.
Cleaned up 229 empty switches.

3.3. Executing FLATTEN pass (flatten design).
Using template bp_be_dtlb_02 for cells of type bp_be_dtlb_02.
Using template bp_fe_icache_02 for cells of type bp_fe_icache_02.
Using template bp_fe_pc_gen_02 for cells of type bp_fe_pc_gen_02.
Using template bsg_mem_1rw_sync_width_p33_els_p8 for cells of type bsg_mem_1rw_sync_width_p33_els_p8.
Using template bp_be_dtlb_replacement_ways_p8 for cells of type bp_be_dtlb_replacement_ways_p8.
Using template bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1 for cells of type bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.
Using template bsg_dff_reset_width_p27 for cells of type bsg_dff_reset_width_p27.
Using template bsg_dff_reset_width_p1 for cells of type bsg_dff_reset_width_p1.
Using template bp_fe_lce_02 for cells of type bp_fe_lce_02.
Using template bsg_mux_butterfly_width_p64_els_p8 for cells of type bsg_mux_butterfly_width_p64_els_p8.
Using template bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64 for cells of type bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64.
Using template bsg_priority_encode_width_p8_lo_to_hi_p1 for cells of type bsg_priority_encode_width_p8_lo_to_hi_p1.
Using template bsg_lru_pseudo_tree_decode_ways_p8 for cells of type bsg_lru_pseudo_tree_decode_ways_p8.
Using template bsg_decode_num_out_p8 for cells of type bsg_decode_num_out_p8.
Using template bsg_mux_width_p64_els_p8 for cells of type bsg_mux_width_p64_els_p8.
Using template bsg_mux_width_p64_els_p2 for cells of type bsg_mux_width_p64_els_p2.
Using template bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64 for cells of type bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64.
Using template bsg_lru_pseudo_tree_encode_ways_p8 for cells of type bsg_lru_pseudo_tree_encode_ways_p8.
Using template bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64 for cells of type bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.
Using template instr_scan_vaddr_width_p39_instr_width_p32 for cells of type instr_scan_vaddr_width_p39_instr_width_p32.
Using template bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6 for cells of type bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.
Using template bsg_dff_reset_en_width_p27 for cells of type bsg_dff_reset_en_width_p27.
Using template bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0 for cells of type bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0.
Using template bsg_encode_one_hot_width_p8_lo_to_hi_p1 for cells of type bsg_encode_one_hot_width_p8_lo_to_hi_p1.
Using template bsg_swap_width_p64 for cells of type bsg_swap_width_p64.
Using template bsg_swap_width_p128 for cells of type bsg_swap_width_p128.
Using template bsg_swap_width_p256 for cells of type bsg_swap_width_p256.
Using template bp_fe_lce_cmd_02 for cells of type bp_fe_lce_cmd_02.
Using template bp_fe_lce_req_02 for cells of type bp_fe_lce_req_02.
Using template bp_fe_lce_data_cmd_02 for cells of type bp_fe_lce_data_cmd_02.
Using template bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1 for cells of type bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1.
Using template bsg_priority_encode_7_1 for cells of type bsg_priority_encode_7_1.
Using template bsg_mem_1rw_sync_width_p49_els_p64 for cells of type bsg_mem_1rw_sync_width_p49_els_p64.
Using template bsg_priority_encode_one_hot_out_7_1 for cells of type bsg_priority_encode_one_hot_out_7_1.
Using template bsg_encode_one_hot_7_1 for cells of type bsg_encode_one_hot_7_1.
Using template bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0 for cells of type bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.
Using template bsg_encode_one_hot_width_p4 for cells of type bsg_encode_one_hot_width_p4.
Using template bsg_two_fifo_width_p53 for cells of type bsg_two_fifo_width_p53.
Using template bsg_two_fifo_width_p518 for cells of type bsg_two_fifo_width_p518.
Using template bsg_scan_width_p8_or_p1_lo_to_hi_p1 for cells of type bsg_scan_width_p8_or_p1_lo_to_hi_p1.
Using template bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0 for cells of type bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0.
Using template bsg_scan_7_1_1 for cells of type bsg_scan_7_1_1.
Using template bsg_encode_one_hot_width_p8 for cells of type bsg_encode_one_hot_width_p8.
Using template bsg_encode_one_hot_width_p2 for cells of type bsg_encode_one_hot_width_p2.
Using template bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0 for cells of type bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0.
Using template bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0 for cells of type bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0.
Using template bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0 for cells of type bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.
Using template bsg_encode_one_hot_width_p1 for cells of type bsg_encode_one_hot_width_p1.
Using template bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0 for cells of type bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.
Using template bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0 for cells of type bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.
<suppressed ~205 debug messages>
No more expansions possible.
Deleting now unused module bp_be_dtlb_02.
Deleting now unused module bsg_mem_1rw_sync_width_p33_els_p8.
Deleting now unused module bsg_mem_1r1w_width_p33_els_p8_read_write_same_addr_p0.
Deleting now unused module bsg_mem_1r1w_synth_width_p33_els_p8_read_write_same_addr_p0_harden_p0.
Deleting now unused module bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1.
Deleting now unused module bp_be_dtlb_replacement_ways_p8.
Deleting now unused module bsg_dff_reset_width_p27.
Deleting now unused module bsg_dff_reset_width_p1.
Deleting now unused module bp_fe_icache_02.
Deleting now unused module bsg_lru_pseudo_tree_decode_ways_p8.
Deleting now unused module bsg_decode_num_out_p8.
Deleting now unused module bsg_mux_butterfly_width_p64_els_p8.
Deleting now unused module bsg_swap_width_p256.
Deleting now unused module bsg_swap_width_p128.
Deleting now unused module bsg_swap_width_p64.
Deleting now unused module bsg_mux_width_p64_els_p2.
Deleting now unused module bsg_mux_width_p64_els_p8.
Deleting now unused module bp_fe_lce_02.
Deleting now unused module bp_fe_lce_data_cmd_02.
Deleting now unused module bsg_two_fifo_width_p518.
Deleting now unused module bsg_mem_1r1w_width_p518_els_p2_read_write_same_addr_p0.
Deleting now unused module bsg_mem_1r1w_synth_width_p518_els_p2_read_write_same_addr_p0_harden_p0.
Deleting now unused module bp_fe_lce_cmd_02.
Deleting now unused module bsg_two_fifo_width_p53.
Deleting now unused module bsg_mem_1r1w_width_p53_els_p2_read_write_same_addr_p0.
Deleting now unused module bsg_mem_1r1w_synth_width_p53_els_p2_read_write_same_addr_p0_harden_p0.
Deleting now unused module bp_fe_lce_req_02.
Deleting now unused module bsg_lru_pseudo_tree_encode_ways_p8.
Deleting now unused module bsg_priority_encode_7_1.
Deleting now unused module bsg_encode_one_hot_7_1.
Deleting now unused module bsg_encode_one_hot_width_p8.
Deleting now unused module bsg_priority_encode_one_hot_out_7_1.
Deleting now unused module bsg_scan_7_1_1.
Deleting now unused module bsg_mem_1rw_sync_mask_write_bit_width_p7_els_p64.
Deleting now unused module bsg_priority_encode_width_p8_lo_to_hi_p1.
Deleting now unused module bsg_encode_one_hot_width_p8_lo_to_hi_p1.
Deleting now unused module bsg_encode_one_hot_width_p4.
Deleting now unused module bsg_encode_one_hot_width_p2.
Deleting now unused module bsg_encode_one_hot_width_p1.
Deleting now unused module bsg_priority_encode_one_hot_out_width_p8_lo_to_hi_p1.
Deleting now unused module bsg_scan_width_p8_or_p1_lo_to_hi_p1.
Deleting now unused module bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64.
Deleting now unused module bsg_mem_1rw_sync_mask_write_bit_width_p232_els_p64.
Deleting now unused module bp_fe_pc_gen_02.
Deleting now unused module instr_scan_vaddr_width_p39_instr_width_p32.
Deleting now unused module bp_fe_btb_vaddr_width_p39_btb_tag_width_p10_btb_idx_width_p6.
Deleting now unused module bsg_mem_1rw_sync_width_p49_els_p64.
Deleting now unused module bsg_mem_1r1w_width_p49_els_p64_read_write_same_addr_p0.
Deleting now unused module bsg_mem_1r1w_synth_width_p49_els_p64_read_write_same_addr_p0_harden_p0.
Deleting now unused module bsg_dff_reset_en_width_p27.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~1257 debug messages>

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 212 unused cells and 3536 unused wires.
<suppressed ~227 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
checking module bp_fe_top..
Warning: Wire bp_fe_top.\icache.data_mems_7__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_6__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_5__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_4__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_3__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_2__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_1__data_mem.w_mask_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_0__data_mem.w_mask_i is used but has no driver.
found and reported 8 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~36 debug messages>

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~951 debug messages>
Removed a total of 317 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4047$3549.
    dead port 1/2 on $mux $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4051$3551.
    dead port 1/2 on $mux $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4055$3554.
    dead port 1/2 on $mux $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4057$3557.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11080$6639.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11084$6641.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11086$6643.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11090$6646.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11092$6649.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11100$6653.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11108$6658.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11112$6661.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11116$6664.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11118$6667.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11120$6670.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11122$6673.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11124$6676.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11126$6679.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11128$6682.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11130$6685.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11132$6688.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11146$6700.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11148$6703.
    dead port 1/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11152$6709.
    dead port 2/2 on $mux $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11154$6711.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10079$6440.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10082$6442.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10084$6444.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10086$6446.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10088$6448.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10090$6450.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10092$6452.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10094$6454.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10096$6456.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10098$6458.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10100$6460.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10102$6462.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10104$6464.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10106$6466.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10108$6468.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10110$6470.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10112$6472.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10114$6474.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10116$6476.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10118$6478.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10120$6480.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10122$6482.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10124$6484.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10126$6486.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10128$6488.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10130$6490.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10132$6492.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10134$6494.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10136$6496.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10138$6498.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10140$6500.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10142$6502.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10144$6504.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10146$6506.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10148$6508.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10150$6510.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10152$6512.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10154$6514.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10156$6516.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10158$6518.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10160$6520.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10162$6522.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10164$6524.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10166$6526.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10168$6528.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10170$6530.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10172$6532.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10174$6534.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10176$6536.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10178$6538.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10180$6540.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10182$6542.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10184$6544.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10186$6546.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10188$6548.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10190$6550.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10192$6552.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10194$6554.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10196$6556.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10198$6558.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10200$6560.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10202$6562.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10204$6564.
    dead port 2/2 on $mux $techmap\icache.final_data_mux.$ternary$./designs/src/bp_fe_top/design.v:10206$6566.
    dead port 2/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9472$5879.
    dead port 2/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9476$5882.
    dead port 2/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9480$5886.
    dead port 1/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9482$5888.
    dead port 1/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9486$5891.
    dead port 1/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9490$5895.
    dead port 2/2 on $mux $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9492$5897.
    dead port 1/2 on $mux $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4807$3850.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7522$4436.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7545$4455.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7617$4528.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7621$4530.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7721$4633.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7725$4635.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7727$4637.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7729$4639.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6255$4373.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6259$4375.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6261$4377.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6263$4379.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6265$4381.
    dead port 1/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:6267$4383.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6051$4262.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6053$4264.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6055$4266.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6057$4268.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6059$4270.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6061$4272.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6063$4274.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6065$4276.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6067$4278.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6069$4280.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6071$4282.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6073$4284.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6075$4286.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6077$4288.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6079$4290.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6081$4292.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6083$4294.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6085$4296.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6087$4298.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6089$4300.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6091$4302.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6093$4304.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6095$4306.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6097$4308.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6099$4310.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6101$4312.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6103$4314.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6105$4316.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6107$4318.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6109$4320.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6111$4322.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6113$4324.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6115$4326.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6117$4328.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6119$4330.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6121$4332.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6123$4334.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6125$4336.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6127$4338.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6129$4340.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6131$4342.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6133$4344.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6135$4346.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6137$4348.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6139$4350.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6141$4352.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6143$4354.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6145$4356.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6147$4358.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6149$4360.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6151$4362.
    dead port 2/2 on $mux $techmap\icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:6153$4364.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9137$5810.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9141$5812.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9143$5814.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9145$5816.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9147$5818.
    dead port 1/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.$ternary$./designs/src/bp_fe_top/design.v:9149$5820.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7970$4767.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7973$4769.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7975$4771.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7977$4773.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7979$4775.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7981$4777.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7983$4779.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7985$4781.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7987$4783.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7989$4785.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7991$4787.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7993$4789.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7995$4791.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7997$4793.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:7999$4795.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8001$4797.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8003$4799.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8005$4801.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8007$4803.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8009$4805.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8011$4807.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8013$4809.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8015$4811.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8017$4813.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8019$4815.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8021$4817.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8023$4819.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8025$4821.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8027$4823.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8029$4825.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8031$4827.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8033$4829.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8035$4831.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8037$4833.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8039$4835.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8041$4837.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8043$4839.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8045$4841.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8047$4843.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8049$4845.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8051$4847.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8053$4849.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8055$4851.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8057$4853.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8059$4855.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8061$4857.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8063$4859.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8065$4861.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8067$4863.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8069$4865.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8071$4867.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8073$4869.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8075$4871.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8077$4873.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8079$4875.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8081$4877.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8083$4879.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8085$4881.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8087$4883.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8089$4885.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8091$4887.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8093$4889.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8095$4891.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8097$4893.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8099$4895.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8101$4897.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8103$4899.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8105$4901.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8107$4903.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8109$4905.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8111$4907.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8113$4909.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8115$4911.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8117$4913.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8119$4915.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8121$4917.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8123$4919.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8125$4921.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8127$4923.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8129$4925.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8131$4927.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8133$4929.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8135$4931.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8137$4933.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8139$4935.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8141$4937.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8143$4939.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8145$4941.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8147$4943.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8149$4945.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8151$4947.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8153$4949.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8155$4951.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8157$4953.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8159$4955.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8161$4957.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8163$4959.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8165$4961.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8167$4963.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8169$4965.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8171$4967.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8173$4969.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8175$4971.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8177$4973.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8179$4975.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8181$4977.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8183$4979.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8185$4981.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8187$4983.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8189$4985.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8191$4987.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8193$4989.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8195$4991.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8197$4993.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8199$4995.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8201$4997.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8203$4999.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8205$5001.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8207$5003.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8209$5005.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8211$5007.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8213$5009.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8215$5011.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8217$5013.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8219$5015.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8221$5017.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8223$5019.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8225$5021.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8227$5023.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8229$5025.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8231$5027.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8233$5029.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8235$5031.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8237$5033.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8239$5035.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8241$5037.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8243$5039.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8245$5041.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8247$5043.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8249$5045.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8251$5047.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8253$5049.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8255$5051.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8257$5053.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8259$5055.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8261$5057.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8263$5059.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8265$5061.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8267$5063.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8269$5065.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8271$5067.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8273$5069.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8275$5071.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8277$5073.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8279$5075.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8281$5077.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8283$5079.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8285$5081.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8287$5083.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8289$5085.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8291$5087.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8293$5089.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8295$5091.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8297$5093.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8299$5095.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8301$5097.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8303$5099.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8305$5101.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8307$5103.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8309$5105.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8311$5107.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8313$5109.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8315$5111.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8317$5113.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8319$5115.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8321$5117.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8323$5119.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8325$5121.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8327$5123.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8329$5125.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8331$5127.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8333$5129.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8335$5131.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8337$5133.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8339$5135.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8341$5137.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8343$5139.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8345$5141.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8347$5143.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8349$5145.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8351$5147.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8353$5149.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8355$5151.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8357$5153.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8359$5155.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8361$5157.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8363$5159.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8365$5161.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8367$5163.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8369$5165.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8371$5167.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8373$5169.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8375$5171.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8377$5173.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8379$5175.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8381$5177.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8383$5179.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8385$5181.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8387$5183.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8389$5185.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8391$5187.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8393$5189.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8395$5191.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8397$5193.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8399$5195.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8401$5197.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8403$5199.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8405$5201.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8407$5203.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8409$5205.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8411$5207.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8413$5209.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8415$5211.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8417$5213.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8419$5215.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8421$5217.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8423$5219.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8425$5221.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8427$5223.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8429$5225.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8431$5227.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8433$5229.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8435$5231.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8437$5233.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8439$5235.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8441$5237.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8443$5239.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8445$5241.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8447$5243.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8449$5245.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8451$5247.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8453$5249.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8455$5251.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8457$5253.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8459$5255.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8461$5257.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8463$5259.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8465$5261.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8467$5263.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8469$5265.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8471$5267.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8473$5269.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8475$5271.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8477$5273.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8479$5275.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8481$5277.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8483$5279.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8485$5281.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8487$5283.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8489$5285.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8491$5287.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8493$5289.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8495$5291.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8497$5293.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8499$5295.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8501$5297.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8503$5299.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8505$5301.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8507$5303.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8509$5305.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8511$5307.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8513$5309.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8515$5311.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8517$5313.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8519$5315.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8521$5317.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8523$5319.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8525$5321.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8527$5323.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8529$5325.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8531$5327.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8533$5329.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8535$5331.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8537$5333.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8539$5335.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8541$5337.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8543$5339.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8545$5341.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8547$5343.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8549$5345.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8551$5347.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8553$5349.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8555$5351.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8557$5353.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8559$5355.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8561$5357.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8563$5359.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8565$5361.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8567$5363.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8569$5365.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8571$5367.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8573$5369.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8575$5371.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8577$5373.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8579$5375.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8581$5377.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8583$5379.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8585$5381.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8587$5383.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8589$5385.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8591$5387.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8593$5389.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8595$5391.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8597$5393.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8599$5395.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8601$5397.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8603$5399.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8605$5401.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8607$5403.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8609$5405.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8611$5407.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8613$5409.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8615$5411.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8617$5413.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8619$5415.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8621$5417.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8623$5419.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8625$5421.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8627$5423.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8629$5425.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8631$5427.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8633$5429.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8635$5431.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8637$5433.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8639$5435.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8641$5437.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8643$5439.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8645$5441.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8647$5443.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8649$5445.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8651$5447.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8653$5449.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8655$5451.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8657$5453.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8659$5455.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8661$5457.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8663$5459.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8665$5461.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8667$5463.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8669$5465.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8671$5467.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8673$5469.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8675$5471.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8677$5473.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8679$5475.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8681$5477.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8683$5479.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8685$5481.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8687$5483.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8689$5485.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8691$5487.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8693$5489.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8695$5491.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8697$5493.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8699$5495.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8701$5497.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8703$5499.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8705$5501.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8707$5503.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8709$5505.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8711$5507.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8713$5509.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8715$5511.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8717$5513.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8719$5515.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8721$5517.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8723$5519.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8725$5521.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8727$5523.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8729$5525.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8731$5527.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8733$5529.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8735$5531.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8737$5533.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8739$5535.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8741$5537.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8743$5539.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8745$5541.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8747$5543.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8749$5545.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8751$5547.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8753$5549.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8755$5551.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8757$5553.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8759$5555.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8761$5557.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8763$5559.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8765$5561.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8767$5563.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8769$5565.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8771$5567.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8773$5569.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8775$5571.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8777$5573.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8779$5575.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8781$5577.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8783$5579.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8785$5581.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8787$5583.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8789$5585.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8791$5587.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8793$5589.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8795$5591.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8797$5593.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8799$5595.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8801$5597.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8803$5599.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8805$5601.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8807$5603.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8809$5605.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8811$5607.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8813$5609.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8815$5611.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8817$5613.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8819$5615.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8821$5617.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8823$5619.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8825$5621.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8827$5623.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8829$5625.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8831$5627.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8833$5629.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8835$5631.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8837$5633.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8839$5635.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8841$5637.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8843$5639.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8845$5641.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8847$5643.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8849$5645.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8851$5647.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8853$5649.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8855$5651.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8857$5653.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8859$5655.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8861$5657.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8863$5659.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8865$5661.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8867$5663.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8869$5665.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8871$5667.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8873$5669.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8875$5671.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8877$5673.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8879$5675.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8881$5677.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8883$5679.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8885$5681.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8887$5683.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8889$5685.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8891$5687.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8893$5689.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8895$5691.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8897$5693.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8899$5695.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8901$5697.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8903$5699.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8905$5701.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8907$5703.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8909$5705.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8911$5707.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8913$5709.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8915$5711.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8917$5713.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8919$5715.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8921$5717.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8923$5719.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8925$5721.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8927$5723.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8929$5725.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8931$5727.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8933$5729.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8935$5731.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8937$5733.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8939$5735.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8941$5737.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8943$5739.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8945$5741.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8947$5743.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8949$5745.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8951$5747.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8953$5749.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8955$5751.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8957$5753.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8959$5755.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8961$5757.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8963$5759.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8965$5761.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8967$5763.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8969$5765.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8971$5767.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8973$5769.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8975$5771.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8977$5773.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8979$5775.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8981$5777.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8983$5779.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8985$5781.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8987$5783.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8989$5785.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8991$5787.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8993$5789.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8997$5793.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:8999$5795.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:9001$5797.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:9003$5799.
    dead port 2/2 on $mux $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:9005$5801.
    dead port 1/2 on $mux $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5827$4112.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_0__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_0__mux_swap_1__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_0__mux_swap_2__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_0__mux_swap_3__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_1__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10248$6574.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_1__mux_swap_1__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10248$6574.
    dead port 1/2 on $mux $techmap\icache.read_mux_butterfly.mux_stage_2__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10270$6578.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_0__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_0__mux_swap_1__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_0__mux_swap_2__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_0__mux_swap_3__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10226$6570.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_1__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10248$6574.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_1__mux_swap_1__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10248$6574.
    dead port 1/2 on $mux $techmap\icache.write_mux_butterfly.mux_stage_2__mux_swap_0__swap_inst.$ternary$./designs/src/bp_fe_top/design.v:10270$6578.
    dead port 1/2 on $mux $techmap\itlb.$ternary$./designs/src/bp_fe_top/design.v:12253$7270.
    dead port 1/2 on $mux $techmap\itlb.miss_v_reg.$ternary$./designs/src/bp_fe_top/design.v:11351$6824.
    dead port 2/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11439$6835.
    dead port 1/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11442$6837.
    dead port 1/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11445$6839.
    dead port 1/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11448$6841.
    dead port 1/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11451$6843.
    dead port 1/2 on $mux $techmap\itlb.plru.$ternary$./designs/src/bp_fe_top/design.v:11454$6845.
    dead port 1/2 on $mux $techmap\itlb.r_v_reg.$ternary$./designs/src/bp_fe_top/design.v:11351$6824.
    dead port 1/2 on $mux $ternary$./designs/src/bp_fe_top/design.v:12518$7316.
Removed 711 multiplexer ports.
<suppressed ~484 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

3.7.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\icache.lce.lce_req_inst.$procdff$7901 ($dff) from module bp_fe_top.
Replaced 1 DFF cells.

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 6 unused cells and 723 unused wires.
<suppressed ~7 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~3 debug messages>

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~475 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 9 unused cells and 1 unused wires.
<suppressed ~10 debug messages>

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.7.16. Rerunning OPT passes. (Maybe there is more to do..)

3.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~474 debug messages>

3.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

3.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.7.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.7.23. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from mux cell bp_fe_top.$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3828 ($mux).
Removed top 7 bits (of 8) from port A of cell bp_fe_top.$techmap\icache.lce_tag_mem_way_decode.$shl$./designs/src/bp_fe_top/design.v:10608$6581 ($shl).
Removed top 6 bits (of 7) from port A of cell bp_fe_top.$techmap\icache.lru_encoder.$shl$./designs/src/bp_fe_top/design.v:5493$4004 ($shl).
Removed top 6 bits (of 7) from port A of cell bp_fe_top.$techmap\itlb.plru.encoder.$shl$./designs/src/bp_fe_top/design.v:5493$4004 ($shl).
Removed top 1 bits (of 3) from mux cell bp_fe_top.$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4144 ($mux).
Removed top 1 bits (of 2) from wire bp_fe_top.$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3828_Y.
Removed top 1 bits (of 3) from wire bp_fe_top.$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4144_Y.
Removed top 512 bits (of 554) from wire bp_fe_top.icache.lce.lce_cmd_inst.lce_data_resp_o.
Removed top 1 bits (of 53) from wire bp_fe_top.icache.lce.lce_cmd_inst.rv_adapter.data_o.
Removed top 1 bits (of 53) from wire bp_fe_top.icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.r_data_o.
Removed top 1 bits (of 53) from wire bp_fe_top.icache.lce.lce_cmd_inst.rv_adapter.mem_1r1w.synth.r_data_o.
Removed top 512 bits (of 554) from wire bp_fe_top.icache.lce.lce_data_resp_o.
Removed top 1 bits (of 114) from wire bp_fe_top.icache.lce.lce_req_inst.lce_req_o.
Removed top 1 bits (of 43) from wire bp_fe_top.icache.lce.lce_req_inst.lce_resp_o.
Removed top 1 bits (of 43) from wire bp_fe_top.icache.lce.lce_req_lce_resp_lo.
Removed top 1 bits (of 114) from wire bp_fe_top.icache.lce.lce_req_o.
Removed top 512 bits (of 554) from wire bp_fe_top.icache.lce_data_resp_o.
Removed top 1 bits (of 114) from wire bp_fe_top.icache.lce_req_o.
Removed top 1 bits (of 7) from wire bp_fe_top.icache.lru_encoder.rof2_1__fi3_pe.a.genblk1_scan.o.
Removed top 1 bits (of 6) from wire bp_fe_top.icache.lru_encoder.rof2_1__fi3_pe.a.scan_lo.
Removed top 1 bits (of 4) from wire bp_fe_top.icache.lru_encoder.rof2_1__fi3_pe.b.unaligned_align.aligned_left.i.
Removed top 1 bits (of 4) from wire bp_fe_top.icache.lru_encoder.rof2_1__fi3_pe.b.unaligned_align.aligned_right.i.
Removed top 1 bits (of 4) from wire bp_fe_top.icache.lru_encoder.rof2_2__fi3_pe.b.unaligned_align.aligned_right.i.
Removed top 1 bits (of 7) from wire bp_fe_top.itlb.plru.encoder.rof2_1__fi3_pe.a.genblk1_scan.o.
Removed top 1 bits (of 6) from wire bp_fe_top.itlb.plru.encoder.rof2_1__fi3_pe.a.scan_lo.
Removed top 1 bits (of 4) from wire bp_fe_top.itlb.plru.encoder.rof2_1__fi3_pe.b.unaligned_align.aligned_left.i.
Removed top 1 bits (of 4) from wire bp_fe_top.itlb.plru.encoder.rof2_1__fi3_pe.b.unaligned_align.aligned_right.i.
Removed top 1 bits (of 4) from wire bp_fe_top.itlb.plru.encoder.rof2_2__fi3_pe.b.unaligned_align.aligned_right.i.

3.9. Executing PEEPOPT pass (run peephole optimizers).

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

3.11. Executing TECHMAP pass (map to technology primitives).

3.11.1. Executing Verilog-2005 frontend: /opt/openroad/OpenROAD-2019-07-17_07-34/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/openroad/OpenROAD-2019-07-17_07-34/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bp_fe_top:
  creating $macc model for $techmap\bp_fe_pc_gen_1.$add$./designs/src/bp_fe_top/design.v:4777$3822 ($add).
  creating $alu model for $macc $techmap\bp_fe_pc_gen_1.$add$./designs/src/bp_fe_top/design.v:4777$3822.
  creating $alu cell for $techmap\bp_fe_pc_gen_1.$add$./designs/src/bp_fe_top/design.v:4777$3822: $auto$alumacc.cc:474:replace_alu$7945
  created 1 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~474 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.14.9. Finished OPT passes. (There is nothing left to do.)

3.15. Executing FSM pass (extract and optimize FSM).

3.15.1. Executing FSM_DETECT pass (finding FSMs in design).

3.15.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.15.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.15.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.16. Executing OPT pass (performing simple optimizations).

3.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.16.5. Finished fast OPT passes.

3.17. Executing MEMORY pass.

3.17.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.17.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.17.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.17.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~608 debug messages>

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.19.5. Finished fast OPT passes.

3.20. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~468 debug messages>

3.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3829:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$7922 [0] }, B=2'00, Y=$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3829_Y
      New ports: A=$auto$wreduce.cc:455:run$7922 [0], B=1'0, Y=$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3829_Y [0]
      New connections: $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4785$3829_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4804$3846:
      Old ports: A=2'11, B=2'00, Y=$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4804$3846_Y
      New ports: A=1'1, B=1'0, Y=$techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4804$3846_Y [0]
      New connections: $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4804$3846_Y [1] = $techmap\bp_fe_pc_gen_1.$ternary$./designs/src/bp_fe_top/design.v:4804$3846_Y [0]
    Consolidated identical input bits for $mux cell $techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5:
      Old ports: A=27'000000000000000000000000000, B={ \icache.icache_pc_gen_data_o [17:2] 11'00000000000 }, Y=$techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5_Y
      New ports: A=16'0000000000000000, B=\icache.icache_pc_gen_data_o [17:2], Y=$techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5_Y [26:11]
      New connections: $techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5_Y [10:0] = 11'00000000000
    Consolidated identical input bits for $mux cell $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560:
      Old ports: A=64'1111111111111111111111111111111111111111111111111111111111111111, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y
      New ports: A=1'1, B=1'0, Y=$techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0]
      New connections: $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [63:1] = { $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] $techmap\bp_fe_pc_gen_1.btb.$ternary$./designs/src/bp_fe_top/design.v:4060$3560_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11090$6647:
      Old ports: A={ \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we \icache.tv_we }, B=9'000000000, Y={ \icache.N38 \icache.N37 \icache.N36 \icache.N35 \icache.N34 \icache.N33 \icache.N32 \icache.N31 \icache.N30 }
      New ports: A=\icache.tv_we, B=1'0, Y=\icache.N30
      New connections: { \icache.N38 \icache.N37 \icache.N36 \icache.N35 \icache.N34 \icache.N33 \icache.N32 \icache.N31 } = { \icache.N30 \icache.N30 \icache.N30 \icache.N30 \icache.N30 \icache.N30 \icache.N30 \icache.N30 }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11112$6662:
      Old ports: A={ \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v \icache.lce_data_mem_v }, B=8'11111111, Y=\icache.data_mem_v_li
      New ports: A=\icache.lce_data_mem_v, B=1'1, Y=\icache.data_mem_v_li [0]
      New connections: \icache.data_mem_v_li [7:1] = { \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] \icache.data_mem_v_li [0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692:
      Old ports: A={ \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7:6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6:5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5:4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4:3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3:2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2:1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1:0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] }, B=232'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y
      New ports: A=\icache.lce_tag_mem_way_one_hot, B=8'00000000, Y={ $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] }
      New connections: { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [231:204] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [202:175] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [173:146] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [144:117] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [115:88] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [86:59] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [57:30] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [28:1] } = { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697:
      Old ports: A={ \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] \icache.tag_mem_pkt [30:2] }, B=232'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y
      New ports: A=\icache.tag_mem_pkt [30:2], B=29'00000000000000000000000000000, Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0]
      New connections: $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [231:29] = { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11152$6710:
      Old ports: A=7'1111111, B={ \icache.lru_decode.mask_o [6:3] \icache.pe_load_hit.b.aligned_right.v_o \icache.lru_decode.N0 1'1 }, Y=\icache.stat_mem.w_mask_i
      New ports: A=6'111111, B={ \icache.lru_decode.mask_o [6:3] \icache.pe_load_hit.b.aligned_right.v_o \icache.lru_decode.N0 }, Y=\icache.stat_mem.w_mask_i [6:1]
      New connections: \icache.stat_mem.w_mask_i [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\icache.lce.$ternary$./designs/src/bp_fe_top/design.v:9486$5892:
      Old ports: A={ \icache.lce.lce_cmd_lce_resp_lo [42] \icache_id_i 1'0 \icache.lce.lce_cmd_lce_resp_lo [39:0] }, B={ 1'0 \icache_id_i 1'1 \icache.lce.lce_req_inst.lce_resp_o [39] \icache.lce.lce_req_inst.miss_addr_o }, Y=\lce_resp_o
      New ports: A={ \icache.lce.lce_cmd_lce_resp_lo [42] 1'0 \icache.lce.lce_cmd_lce_resp_lo [39:0] }, B={ 2'01 \icache.lce.lce_req_inst.lce_resp_o [39] \icache.lce.lce_req_inst.miss_addr_o }, Y={ \lce_resp_o [42] \lce_resp_o [40:0] }
      New connections: \lce_resp_o [41] = \icache_id_i
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594:
      Old ports: A=40'0000000000000000000000000000000000000000, B={ \icache.lce.lce_cmd_inst.N713 \icache.lce.lce_cmd_inst.N712 \icache.lce.lce_cmd_inst.N711 \icache.lce.lce_cmd_inst.N710 \icache.lce.lce_cmd_inst.N709 \icache.lce.lce_cmd_inst.N708 34'0000000000000000000000000000000000 }, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594_Y
      New ports: A=6'000000, B={ \icache.lce.lce_cmd_inst.N713 \icache.lce.lce_cmd_inst.N712 \icache.lce.lce_cmd_inst.N711 \icache.lce.lce_cmd_inst.N710 \icache.lce.lce_cmd_inst.N709 \icache.lce.lce_cmd_inst.N708 }, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594_Y [39:34]
      New connections: $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594_Y [33:0] = 34'0000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611:
      Old ports: A=41'00000000000000000000000000000000000000000, B={ \icache.lce.lce_cmd_inst.N723 40'0000000000000000000000000000000000000000 }, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611_Y
      New ports: A=1'0, B=\icache.lce.lce_cmd_inst.N723, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611_Y [40]
      New connections: $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611_Y [39:0] = 40'0000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.$ternary$./designs/src/bp_fe_top/design.v:9008$5806:
      Old ports: A=12'000000000000, B={ \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.N4 \icache.lce.lce_data_cmd.rv_adapter.N4 \icache.lce.lce_data_cmd.rv_adapter.N4 \icache.lce.lce_data_cmd.rv_adapter.N4 \icache.lce.lce_data_cmd.rv_adapter.N4 \icache.lce.lce_data_cmd.rv_adapter.N4 }, Y={ \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N18 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N17 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N16 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N15 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N14 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N12 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N11 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N10 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N9 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N8 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 }
      New ports: A=2'00, B={ \icache.lce.lce_data_cmd.rv_adapter.tail_r \icache.lce.lce_data_cmd.rv_adapter.N4 }, Y={ \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 }
      New connections: { \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N18 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N17 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N16 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N15 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N14 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N12 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N11 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N10 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N9 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N8 } = { \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N13 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 \icache.lce.lce_data_cmd.rv_adapter.mem_1r1w.synth.N7 }
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5831$4115:
      Old ports: A=2'00, B=2'10, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5831$4115_Y
      New ports: A=1'0, B=1'1, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5831$4115_Y [1]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5831$4115_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5838$4121:
      Old ports: A=3'101, B=3'000, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5838$4121_Y
      New ports: A=1'1, B=1'0, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5838$4121_Y [0]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5838$4121_Y [2:1] = { $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5838$4121_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5843$4125:
      Old ports: A=3'101, B=3'000, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5843$4125_Y
      New ports: A=1'1, B=1'0, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5843$4125_Y [0]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5843$4125_Y [2:1] = { $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5843$4125_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4144:
      Old ports: A={ \icache.lce.lce_req_inst.N57 \icache.lce.lce_req_inst.N57 }, B=2'00, Y=$auto$wreduce.cc:455:run$7923 [1:0]
      New ports: A=\icache.lce.lce_req_inst.N57, B=1'0, Y=$auto$wreduce.cc:455:run$7923 [0]
      New connections: $auto$wreduce.cc:455:run$7923 [1] = $auto$wreduce.cc:455:run$7923 [0]
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4145:
      Old ports: A={ 1'0 \icache.lce.lce_req_inst.N57 1'0 }, B={ 1'0 $auto$wreduce.cc:455:run$7923 [1:0] }, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4145_Y
      New ports: A={ \icache.lce.lce_req_inst.N57 1'0 }, B=$auto$wreduce.cc:455:run$7923 [1:0], Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4145_Y [1:0]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5871$4145_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158:
      Old ports: A=9'000000000, B={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158_Y
      New ports: A=6'000000, B={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i }, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158_Y [8:3]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158_Y [2:0] = 3'000
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$6:
      Old ports: A=$techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5_Y, B=27'000000000000000000000000000, Y={ \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N30 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N29 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N28 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N27 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N26 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N25 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N24 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N23 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N22 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N21 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N20 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N19 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N18 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N17 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N16 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N15 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N14 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N13 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N12 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N11 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N10 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N9 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N8 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N7 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N6 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N5 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N4 }
      New ports: A=$techmap\bp_fe_pc_gen_1.branch_metadata_fwd_reg.$ternary$./designs/src/bp_fe_top/design.v:98$5_Y [26:11], B=16'0000000000000000, Y={ \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N30 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N29 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N28 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N27 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N26 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N25 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N24 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N23 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N22 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N21 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N20 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N19 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N18 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N17 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N16 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N15 }
      New connections: { \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N14 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N13 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N12 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N11 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N10 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N9 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N8 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N7 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N6 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N5 \bp_fe_pc_gen_1.branch_metadata_fwd_reg.N4 } = 11'00000000000
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693:
      Old ports: A={ \icache.lce_tag_mem_way_one_hot [7] \icache.lce_tag_mem_way_one_hot [7] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [6] \icache.lce_tag_mem_way_one_hot [6] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [5] \icache.lce_tag_mem_way_one_hot [5] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [4] \icache.lce_tag_mem_way_one_hot [4] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [3] \icache.lce_tag_mem_way_one_hot [3] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [2] \icache.lce_tag_mem_way_one_hot [2] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [1] \icache.lce_tag_mem_way_one_hot [1] 27'000000000000000000000000000 \icache.lce_tag_mem_way_one_hot [0] \icache.lce_tag_mem_way_one_hot [0] 27'000000000000000000000000000 }, B=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y, Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y
      New ports: A={ \icache.lce_tag_mem_way_one_hot [7] 1'0 \icache.lce_tag_mem_way_one_hot [6] 1'0 \icache.lce_tag_mem_way_one_hot [5] 1'0 \icache.lce_tag_mem_way_one_hot [4] 1'0 \icache.lce_tag_mem_way_one_hot [3] 1'0 \icache.lce_tag_mem_way_one_hot [2] 1'0 \icache.lce_tag_mem_way_one_hot [1] 1'0 \icache.lce_tag_mem_way_one_hot [0] 1'0 }, B={ $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6692_Y [0] }, Y={ $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [230] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [201] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [172] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [143] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [114] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [85] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [56] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [27] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] }
      New connections: { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [231] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [229:204] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [202] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [200:175] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [173] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [171:146] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [144] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [142:117] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [115] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [113:88] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [86] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [84:59] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [57] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [55:30] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [28] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [26:1] } = { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [230] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [201] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [172] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [143] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [114] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [85] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [56] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [27] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698:
      Old ports: A=232'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y, Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y
      New ports: A=29'00000000000000000000000000000, B=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6697_Y [28:0], Y=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0]
      New connections: $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [231:29] = { $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0] }
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4595:
      Old ports: A=40'0000000000000000000000000000000000000000, B=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594_Y, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4595_Y
      New ports: A=6'000000, B=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4594_Y [39:34], Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4595_Y [39:34]
      New connections: $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7687$4595_Y [33:0] = 34'0000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4612:
      Old ports: A=41'00000000000000000000000000000000000000000, B=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611_Y, Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4612_Y
      New ports: A=1'0, B=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4611_Y [40], Y=$techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4612_Y [40]
      New connections: $techmap\icache.lce.lce_cmd_inst.$ternary$./designs/src/bp_fe_top/design.v:7703$4612_Y [39:0] = 40'0000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159:
      Old ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158_Y, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159_Y
      New ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4158_Y [8:3], Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159_Y [8:3]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159_Y [2:0] = 3'000
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6694:
      Old ports: A=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y, B=232'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=\icache.tag_mem.w_mask_i
      New ports: A={ $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [230] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [203] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [201] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [174] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [172] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [145] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [143] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [116] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [114] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [87] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [85] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [58] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [56] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [29] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [27] $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11136$6693_Y [0] }, B=16'1111111111111111, Y={ \icache.tag_mem.w_mask_i [230] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [201] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [172] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [143] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [114] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [85] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [56] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [27] \icache.tag_mem.w_mask_i [0] }
      New connections: { \icache.tag_mem.w_mask_i [231] \icache.tag_mem.w_mask_i [229:204] \icache.tag_mem.w_mask_i [202] \icache.tag_mem.w_mask_i [200:175] \icache.tag_mem.w_mask_i [173] \icache.tag_mem.w_mask_i [171:146] \icache.tag_mem.w_mask_i [144] \icache.tag_mem.w_mask_i [142:117] \icache.tag_mem.w_mask_i [115] \icache.tag_mem.w_mask_i [113:88] \icache.tag_mem.w_mask_i [86] \icache.tag_mem.w_mask_i [84:59] \icache.tag_mem.w_mask_i [57] \icache.tag_mem.w_mask_i [55:30] \icache.tag_mem.w_mask_i [28] \icache.tag_mem.w_mask_i [26:1] } = { \icache.tag_mem.w_mask_i [230] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [203] \icache.tag_mem.w_mask_i [201] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [174] \icache.tag_mem.w_mask_i [172] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [145] \icache.tag_mem.w_mask_i [143] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [116] \icache.tag_mem.w_mask_i [114] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [87] \icache.tag_mem.w_mask_i [85] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [58] \icache.tag_mem.w_mask_i [56] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [29] \icache.tag_mem.w_mask_i [27] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] \icache.tag_mem.w_mask_i [0] }
    Consolidated identical input bits for $mux cell $techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6699:
      Old ports: A=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y, B=232'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=\icache.tag_mem.data_i
      New ports: A=$techmap\icache.$ternary$./designs/src/bp_fe_top/design.v:11144$6698_Y [28:0], B=29'00000000000000000000000000000, Y=\icache.tag_mem.data_i [28:0]
      New connections: \icache.tag_mem.data_i [231:29] = { \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] \icache.tag_mem.data_i [28:0] }
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160:
      Old ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159_Y, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160_Y
      New ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4159_Y [8:3], Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160_Y [8:3]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160_Y [2:0] = 3'000
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161:
      Old ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160_Y, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161_Y
      New ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4160_Y [8:3], Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161_Y [8:3]
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161_Y [2:0] = 3'000
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162:
      Old ports: A=9'000000111, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161_Y, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y
      New ports: A=7'0000001, B={ $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4161_Y [8:3] 1'0 }, Y={ $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [8:3] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [0] }
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [2:1] = { $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [0] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [0] }
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163:
      Old ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, B=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y, Y=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y
      New ports: A={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 1'0 }, B={ $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [8:3] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4162_Y [0] }, Y={ $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [8:3] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [0] }
      New connections: $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [2:1] = { $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [0] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [0] }
  Optimizing cells in module \bp_fe_top.
    Consolidated identical input bits for $mux cell $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4164:
      Old ports: A=$techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y, B={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 3'000 }, Y={ \lce_req_o [9:4] \lce_req_o [2:0] }
      New ports: A={ $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [8:3] $techmap\icache.lce.lce_req_inst.$ternary$./designs/src/bp_fe_top/design.v:5885$4163_Y [0] }, B={ \icache.lce.lce_req_inst.miss_addr_o [2:0] \icache.lce.lce_req_inst.lru_way_i 1'0 }, Y={ \lce_req_o [9:4] \lce_req_o [0] }
      New connections: \lce_req_o [2:1] = { \lce_req_o [0] \lce_req_o [0] }
  Optimizing cells in module \bp_fe_top.
Performed a total of 32 changes.

3.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

3.21.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~8 debug messages>

3.21.9. Rerunning OPT passes. (Maybe there is more to do..)

3.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~466 debug messages>

3.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

3.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

3.21.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

3.21.16. Finished OPT passes. (There is nothing left to do.)

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:af0dcfeafded919a9e0df8b4f709bdf499ea076e$paramod$c92d65ed08253344a2b816594715d7d99c6332e1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=39\Y_WIDTH=39 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=39 for cells of type $lcu.
No more expansions possible.
<suppressed ~7022 debug messages>

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~228 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

3.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 196 unused cells and 196 unused wires.
<suppressed ~197 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing ABC pass (technology mapping using ABC).

3.24.1. Extracting gate netlist of module `\bp_fe_top' to `<abc-temp-dir>/input.blif'..
Extracted 20193 gates and 28155 wires to a netlist network with 7960 inputs and 7854 outputs.

3.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.24.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       38
ABC RESULTS:            ANDNOT cells:     1744
ABC RESULTS:              AOI3 cells:      108
ABC RESULTS:              AOI4 cells:        3
ABC RESULTS:               MUX cells:    14902
ABC RESULTS:              NAND cells:      683
ABC RESULTS:               NOR cells:      278
ABC RESULTS:               NOT cells:      689
ABC RESULTS:              OAI3 cells:       65
ABC RESULTS:              OAI4 cells:        2
ABC RESULTS:                OR cells:     1075
ABC RESULTS:             ORNOT cells:      180
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:      477
ABC RESULTS:        internal signals:    12341
ABC RESULTS:           input signals:     7960
ABC RESULTS:          output signals:     7854
Removing temp directory.

3.25. Executing OPT pass (performing simple optimizations).

3.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.
<suppressed ~1188 debug messages>

3.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

3.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 9 unused cells and 13511 unused wires.
<suppressed ~10 debug messages>

3.25.5. Finished fast OPT passes.

3.26. Executing HIERARCHY pass (managing design hierarchy).

3.26.1. Analyzing design hierarchy..
Top module:  \bp_fe_top

3.26.2. Analyzing design hierarchy..
Top module:  \bp_fe_top
Removed 0 unused modules.

3.27. Printing statistics.

=== bp_fe_top ===

   Number of wires:              25128
   Number of wire bits:          61458
   Number of public wires:        6306
   Number of public wire bits:   42630
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26787
     $_ANDNOT_                    1742
     $_AND_                         38
     $_AOI3_                       108
     $_AOI4_                         3
     $_DFF_P_                     6542
     $_MUX_                      14901
     $_NAND_                       683
     $_NOR_                        275
     $_NOT_                        680
     $_OAI3_                        65
     $_OAI4_                         2
     $_ORNOT_                      180
     $_OR_                        1075
     $_XNOR_                         5
     $_XOR_                        477
     nangate45_120x64_1P_bit         2
     nangate45_64x512_1P_BM          8
     nangate45_8x64_1P_bit           1

3.28. Executing CHECK pass (checking for obvious problems).
checking module bp_fe_top..
found and reported 0 problems.

4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 6156 unused wires.
<suppressed ~6156 debug messages>

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\bp_fe_top':
  mapped 6542 $_DFF_P_ cells to \DFF_X1 cells.

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\bp_fe_top' to `<abc-temp-dir>/input.blif'..
Extracted 20234 gates and 28803 wires to a netlist network with 8569 inputs and 7852 outputs.

6.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/stdavids/alpha-release/flow5/./objects/bp_fe_top/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Scl_LibertyReadGenlib() skipped cell "nangate45_120x64_1P_bit" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "nangate45_64x512_1P_BM" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "nangate45_8x64_1P_bit" due to dont_use attribute.
ABC: Library "nangate45_merged" from "/home/stdavids/alpha-release/flow5/./objects/bp_fe_top/merged.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 12 dont_use).  Time =     0.17 sec
ABC: Memory =    8.90 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/stdavids/alpha-release/flow5/./designs/src/bp_fe_top/design.sdc 
ABC: Unrecognized token "set".
ABC: Unrecognized token "set_units".
ABC: Unrecognized token "create_clock".
ABC: + read_constr ./designs/src/bp_fe_top/design.sdc 
ABC: Unrecognized token "set".
ABC: Unrecognized token "set_units".
ABC: Unrecognized token "create_clock".
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 10000.0 -f 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      997
ABC RESULTS:           AND2_X2 cells:       59
ABC RESULTS:           AND2_X4 cells:      105
ABC RESULTS:           AND3_X1 cells:      555
ABC RESULTS:           AND3_X2 cells:       38
ABC RESULTS:           AND3_X4 cells:       20
ABC RESULTS:           AND4_X1 cells:      265
ABC RESULTS:           AND4_X2 cells:       87
ABC RESULTS:           AND4_X4 cells:       64
ABC RESULTS:         AOI211_X1 cells:      137
ABC RESULTS:         AOI211_X2 cells:        3
ABC RESULTS:         AOI211_X4 cells:        1
ABC RESULTS:          AOI21_X1 cells:     2227
ABC RESULTS:          AOI21_X2 cells:       11
ABC RESULTS:          AOI21_X4 cells:        4
ABC RESULTS:         AOI221_X1 cells:      171
ABC RESULTS:         AOI221_X2 cells:       11
ABC RESULTS:         AOI221_X4 cells:      218
ABC RESULTS:          AOI22_X1 cells:      426
ABC RESULTS:          AOI22_X2 cells:       42
ABC RESULTS:          AOI22_X4 cells:        4
ABC RESULTS:            BUF_X1 cells:        1
ABC RESULTS:           BUF_X16 cells:       61
ABC RESULTS:            BUF_X2 cells:      201
ABC RESULTS:           BUF_X32 cells:        6
ABC RESULTS:            BUF_X4 cells:     2089
ABC RESULTS:            BUF_X8 cells:      260
ABC RESULTS:         CLKBUF_X2 cells:      452
ABC RESULTS:         CLKBUF_X3 cells:       13
ABC RESULTS:            INV_X1 cells:     1090
ABC RESULTS:            INV_X2 cells:       36
ABC RESULTS:           INV_X32 cells:        3
ABC RESULTS:            INV_X4 cells:       19
ABC RESULTS:            INV_X8 cells:        2
ABC RESULTS:           MUX2_X1 cells:     6434
ABC RESULTS:           MUX2_X2 cells:       12
ABC RESULTS:          NAND2_X1 cells:     2690
ABC RESULTS:          NAND2_X2 cells:       24
ABC RESULTS:          NAND2_X4 cells:       10
ABC RESULTS:          NAND3_X1 cells:     1876
ABC RESULTS:          NAND3_X2 cells:       62
ABC RESULTS:          NAND3_X4 cells:        7
ABC RESULTS:          NAND4_X1 cells:      768
ABC RESULTS:          NAND4_X2 cells:       16
ABC RESULTS:          NAND4_X4 cells:        3
ABC RESULTS:           NOR2_X1 cells:      613
ABC RESULTS:           NOR2_X2 cells:       12
ABC RESULTS:           NOR2_X4 cells:       40
ABC RESULTS:           NOR3_X1 cells:      285
ABC RESULTS:           NOR3_X2 cells:       11
ABC RESULTS:           NOR3_X4 cells:       16
ABC RESULTS:           NOR4_X1 cells:      273
ABC RESULTS:           NOR4_X2 cells:       25
ABC RESULTS:           NOR4_X4 cells:        3
ABC RESULTS:         OAI211_X1 cells:      262
ABC RESULTS:         OAI211_X2 cells:       18
ABC RESULTS:         OAI211_X4 cells:        1
ABC RESULTS:          OAI21_X1 cells:     2690
ABC RESULTS:          OAI21_X2 cells:        3
ABC RESULTS:          OAI21_X4 cells:        1
ABC RESULTS:         OAI221_X1 cells:      142
ABC RESULTS:         OAI221_X2 cells:        6
ABC RESULTS:          OAI22_X1 cells:       87
ABC RESULTS:          OAI22_X2 cells:        2
ABC RESULTS:            OR2_X1 cells:      826
ABC RESULTS:            OR2_X2 cells:        7
ABC RESULTS:            OR2_X4 cells:        4
ABC RESULTS:            OR3_X1 cells:      115
ABC RESULTS:            OR3_X2 cells:        3
ABC RESULTS:            OR3_X4 cells:        9
ABC RESULTS:            OR4_X1 cells:      107
ABC RESULTS:            OR4_X2 cells:        1
ABC RESULTS:          XNOR2_X1 cells:      182
ABC RESULTS:           XOR2_X1 cells:       51
ABC RESULTS:           XOR2_X2 cells:        3
ABC RESULTS:        internal signals:    12382
ABC RESULTS:           input signals:     8569
ABC RESULTS:          output signals:     7852
Removing temp directory.

7. Executing SPLITNETS pass (splitting up multi-bit signals).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bp_fe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bp_fe_top.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bp_fe_top'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 29414 unused wires.
<suppressed ~1 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bp_fe_top.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..
Removed 0 unused cells and 736 unused wires.
<suppressed ~736 debug messages>

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bp_fe_top..

11. Executing CHECK pass (checking for obvious problems).
checking module bp_fe_top..
Warning: Wire bp_fe_top.\lce_resp_v_o is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [42] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [40] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [39] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [38] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [37] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [36] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [35] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [34] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [33] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [32] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [31] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [30] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [29] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [28] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [27] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [26] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [25] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [24] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [23] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [22] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [21] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [20] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [19] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [18] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [17] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [16] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [15] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [14] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [13] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [12] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [11] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [10] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [9] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [8] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [7] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [6] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [5] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [4] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [3] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [2] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [1] is used but has no driver.
Warning: Wire bp_fe_top.\lce_resp_o [0] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_v_o is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [45] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [44] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [43] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [42] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [41] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [40] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [39] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [38] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [37] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [36] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [35] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [34] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [33] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [32] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [31] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [30] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [29] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [28] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [27] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [26] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [25] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [24] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [23] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [22] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [21] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [20] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [19] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [18] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [17] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [16] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [15] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [14] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [13] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [12] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [11] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [10] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [9] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [8] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [7] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [6] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [5] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [4] is used but has no driver.
Warning: Wire bp_fe_top.\lce_req_o [2] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_v_o is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [41] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [39] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [38] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [37] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [36] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [35] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [34] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [33] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [32] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [31] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [30] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [29] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [28] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [27] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [26] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [25] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [24] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [23] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [22] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [21] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [20] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [19] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [18] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [17] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [16] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [15] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [14] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [13] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [12] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [11] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [10] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [9] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [8] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [7] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [6] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [5] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [4] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [3] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [2] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [1] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_resp_o [0] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_v_o is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_ready_o is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [517] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [516] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [515] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [514] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [513] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [512] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [511] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [510] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [509] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [508] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [507] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [506] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [505] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [504] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [503] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [502] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [501] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [500] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [499] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [498] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [497] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [496] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [495] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [494] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [493] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [492] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [491] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [490] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [489] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [488] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [487] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [486] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [485] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [484] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [483] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [482] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [481] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [480] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [479] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [478] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [477] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [476] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [475] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [474] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [473] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [472] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [471] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [470] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [469] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [468] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [467] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [466] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [465] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [464] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [463] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [462] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [461] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [460] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [459] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [458] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [457] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [456] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [455] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [454] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [453] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [452] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [451] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [450] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [449] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [448] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [447] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [446] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [445] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [444] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [443] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [442] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [441] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [440] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [439] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [438] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [437] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [436] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [435] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [434] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [433] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [432] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [431] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [430] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [429] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [428] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [427] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [426] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [425] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [424] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [423] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [422] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [421] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [420] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [419] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [418] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [417] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [416] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [415] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [414] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [413] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [412] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [411] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [410] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [409] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [408] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [407] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [406] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [405] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [404] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [403] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [402] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [401] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [400] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [399] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [398] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [397] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [396] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [395] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [394] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [393] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [392] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [391] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [390] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [389] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [388] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [387] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [386] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [385] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [384] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [383] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [382] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [381] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [380] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [379] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [378] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [377] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [376] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [375] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [374] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [373] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [372] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [371] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [370] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [369] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [368] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [367] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [366] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [365] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [364] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [363] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [362] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [361] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [360] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [359] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [358] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [357] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [356] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [355] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [354] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [353] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [352] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [351] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [350] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [349] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [348] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [347] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [346] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [345] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [344] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [343] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [342] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [341] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [340] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [339] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [338] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [337] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [336] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [335] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [334] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [333] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [332] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [331] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [330] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [329] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [328] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [327] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [326] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [325] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [324] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [323] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [322] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [321] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [320] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [319] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [318] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [317] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [316] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [315] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [314] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [313] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [312] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [311] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [310] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [309] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [308] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [307] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [306] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [305] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [304] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [303] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [302] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [301] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [300] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [299] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [298] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [297] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [296] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [295] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [294] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [293] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [292] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [291] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [290] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [289] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [288] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [287] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [286] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [285] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [284] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [283] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [282] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [281] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [280] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [279] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [278] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [277] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [276] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [275] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [274] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [273] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [272] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [271] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [270] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [269] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [268] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [267] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [266] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [265] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [264] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [263] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [262] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [261] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [260] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [259] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [258] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [257] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [256] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [255] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [254] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [253] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [252] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [251] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [250] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [249] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [248] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [247] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [246] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [245] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [244] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [243] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [242] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [241] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [240] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [239] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [238] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [237] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [236] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [235] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [234] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [233] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [232] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [231] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [230] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [229] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [228] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [227] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [226] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [225] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [224] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [223] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [222] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [221] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [220] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [219] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [218] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [217] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [216] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [215] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [214] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [213] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [212] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [211] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [210] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [209] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [208] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [207] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [206] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [205] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [204] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [203] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [202] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [201] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [200] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [199] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [198] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [197] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [196] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [195] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [194] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [193] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [192] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [191] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [190] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [189] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [188] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [187] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [186] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [185] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [184] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [183] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [182] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [181] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [180] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [179] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [178] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [177] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [176] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [175] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [174] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [173] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [172] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [171] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [170] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [169] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [168] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [167] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [166] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [165] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [164] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [163] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [162] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [161] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [160] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [159] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [158] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [157] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [156] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [155] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [154] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [153] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [152] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [151] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [150] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [149] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [148] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [147] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [146] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [145] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [144] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [143] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [142] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [141] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [140] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [139] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [138] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [137] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [136] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [135] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [134] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [133] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [132] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [131] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [130] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [129] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [128] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [127] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [126] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [125] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [124] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [123] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [122] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [121] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [120] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [119] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [118] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [117] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [116] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [115] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [114] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [113] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [112] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [111] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [110] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [109] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [108] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [107] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [106] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [105] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [104] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [103] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [102] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [101] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [100] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [99] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [98] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [97] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [96] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [95] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [94] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [93] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [92] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [91] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [90] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [89] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [88] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [87] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [86] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [85] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [84] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [83] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [82] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [81] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [80] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [79] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [78] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [77] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [76] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [75] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [74] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [73] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [72] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [71] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [70] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [69] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [68] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [67] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [66] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [65] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [64] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [63] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [62] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [61] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [60] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [59] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [58] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [57] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [56] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [55] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [54] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [53] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [52] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [51] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [50] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [49] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [48] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [47] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [46] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [45] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [44] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [43] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [42] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [41] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [40] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [39] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [38] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [37] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [36] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [35] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [34] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [33] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [32] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [31] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [30] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [29] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [28] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [27] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [26] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [25] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [24] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [23] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [22] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [21] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [20] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [19] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [18] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [17] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [16] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [15] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [14] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [13] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [12] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [11] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [10] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [9] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [8] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [7] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [6] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [5] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [2] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [1] is used but has no driver.
Warning: Wire bp_fe_top.\lce_data_cmd_o [0] is used but has no driver.
Warning: Wire bp_fe_top.\lce_cmd_ready_o is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_v_o is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [99] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [98] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [97] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [96] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [95] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [94] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [93] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [92] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [91] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [90] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [89] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [88] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [87] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [86] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [85] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [84] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [83] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [82] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [81] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [80] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [79] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [78] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [77] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [76] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [75] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [74] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [73] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [72] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [71] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [70] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [69] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [68] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [67] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [66] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [65] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [64] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [63] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [62] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [61] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [60] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [59] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [58] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [57] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [56] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [55] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [54] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [53] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [52] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [51] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [50] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [49] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [48] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [47] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [46] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [45] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [44] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [43] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [42] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [41] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [40] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [39] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [38] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [37] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [36] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [35] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [34] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [33] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [32] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [31] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [30] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [29] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [28] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [27] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [26] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [25] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [24] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [23] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [22] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [21] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [20] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [19] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [18] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [17] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [16] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [15] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [14] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [13] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [12] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [11] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [10] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [9] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [8] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [7] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [6] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [5] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [4] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [3] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [2] is used but has no driver.
Warning: Wire bp_fe_top.\fe_queue_o [1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[230] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[203] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[201] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[174] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[172] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[145] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[143] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[116] is used but has no driver.
Warning: Wire bp_fe_top.\icache.lce.lce_cmd_inst.tag_mem_pkt_yumi_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[115] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[114] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[113] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[112] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[111] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[110] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[109] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[108] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[107] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[106] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[105] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[104] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[103] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[102] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[101] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[100] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[128] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[11] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[10] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[125] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[124] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[123] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[122] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[121] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[120] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[119] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[118] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[117] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.data_i[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[114] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[100] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[85] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[58] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[56] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[29] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[27] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.w_mask_i[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.n_0_net_ is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[5] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[4] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[3] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[2] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.tag_mem.addr_i[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[6] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[5] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[4] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[3] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[2] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.data_i[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[6] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[5] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[4] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[3] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[2] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.w_mask_i[1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.n_9_net_ is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[5] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[4] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[3] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[2] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.stat_mem.addr_i[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[511] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[510] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[509] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[508] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[507] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[506] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[505] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[504] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[503] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[502] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[501] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[500] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[499] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[498] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[497] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[496] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[495] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[494] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[493] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[492] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[491] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[490] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[489] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[488] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[487] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[486] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[485] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[484] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[483] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[482] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[481] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[480] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[479] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[478] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[477] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[476] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[475] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[474] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[473] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[472] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[471] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[470] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[469] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[468] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[467] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[466] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[465] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[464] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[463] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[462] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[461] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[460] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[459] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[458] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[457] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[456] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[455] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[454] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[453] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[452] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[451] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[450] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[449] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[448] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[447] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[446] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[445] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[444] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[443] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[442] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[441] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[440] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[439] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[438] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[437] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[436] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[435] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[434] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[433] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[432] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[431] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[430] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[429] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[428] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[427] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[426] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[425] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[424] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[423] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[422] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[421] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[420] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[419] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[418] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[417] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[416] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[415] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[414] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[413] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[412] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[411] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[410] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[409] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[408] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[407] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[406] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[405] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[404] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[403] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[402] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[401] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[400] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[399] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[398] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[397] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[396] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[395] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[394] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[393] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[392] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[391] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[390] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[389] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[388] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[387] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[386] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[385] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[384] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[383] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[382] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[381] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[380] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[379] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[378] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[377] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[376] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[375] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[374] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[373] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[372] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[371] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[370] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[369] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[368] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[367] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[366] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[365] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[364] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[363] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[362] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[361] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[360] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[359] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[358] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[357] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[356] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[355] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[354] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[353] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[352] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[351] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[350] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[349] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[348] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[347] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[346] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[345] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[344] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[343] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[342] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[341] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[340] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[339] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[338] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[337] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[336] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[335] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[334] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[333] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[332] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[331] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[330] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[329] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[328] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[327] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[326] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[325] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[324] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[323] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[322] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[321] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[320] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[319] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[318] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[317] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[316] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[315] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[314] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[313] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[312] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[311] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[310] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[309] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[308] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[307] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[306] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[305] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[304] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[303] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[302] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[301] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[300] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[299] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[298] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[297] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[296] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[295] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[294] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[293] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[292] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[291] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[290] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[289] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[288] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[287] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[286] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[285] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[284] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[283] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[282] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[281] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[280] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[279] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[278] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[277] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[276] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[275] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[274] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[273] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[272] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[271] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[270] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[269] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[268] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[267] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[266] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[265] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[264] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[263] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[262] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[261] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[260] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[259] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[258] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[257] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[256] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[38] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[255] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[254] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[253] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[252] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[251] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[250] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[249] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[248] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[247] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[246] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[245] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[244] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[243] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[242] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[241] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[240] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[239] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[238] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[237] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[236] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[235] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[234] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[233] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[232] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[231] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[230] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[229] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[228] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[227] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[226] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[225] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[224] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[223] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[222] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[221] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[220] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[219] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[218] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[217] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[216] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[215] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[214] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[213] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[212] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[211] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[210] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[209] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[208] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[207] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[206] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[205] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[204] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[203] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[202] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[201] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[200] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[199] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[198] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[197] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[196] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[195] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[194] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[193] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[192] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[191] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[190] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[189] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[188] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[187] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[186] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[185] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[184] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[183] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[182] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[181] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[180] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[179] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[178] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[177] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[176] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[175] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[174] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[173] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[172] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[171] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[170] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[169] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[168] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[167] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[166] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[165] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[164] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[163] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[162] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[161] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[160] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[159] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[158] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[157] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[156] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[155] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[154] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[153] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[152] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[151] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[150] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[149] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[148] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[147] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[146] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[145] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[144] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[143] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[142] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[141] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[140] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[139] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[138] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[137] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[136] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[135] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[134] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[133] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[132] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[131] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[130] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[129] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[128] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[19] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[127] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[126] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[125] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[124] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[123] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[122] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[121] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[120] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[119] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[118] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[117] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[116] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[115] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[114] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[113] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[112] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[111] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[110] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[109] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[108] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[107] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[106] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[105] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[104] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[103] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[102] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[101] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[100] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[99] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[98] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[97] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[96] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[95] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[94] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[93] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[92] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[91] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[90] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[89] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[88] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[87] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[86] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[85] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[84] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[83] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[82] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[81] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[80] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[79] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[78] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[77] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[76] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[75] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[74] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[73] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[72] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[71] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[70] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[69] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[68] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[67] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[66] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[65] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[64] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[27] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_w_li is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[63] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[62] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[61] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[60] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[59] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[58] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[57] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[56] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[55] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[54] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[53] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[52] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[51] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[50] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[49] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[48] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[47] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[46] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[45] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[44] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[43] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[42] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[41] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[40] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[39] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[38] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[37] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[36] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[35] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[34] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[33] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[32] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[31] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[30] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[29] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[28] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[27] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[26] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[25] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[24] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[23] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[22] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[21] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[20] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[19] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[18] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[17] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[16] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[15] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[14] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[13] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[12] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[11] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[10] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[9] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[8] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[7] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[6] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[5] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[4] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[3] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[2] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[1] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_data_li[0] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mems_0__data_mem.v_i is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[17] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[16] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[15] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[14] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[13] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[12] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[11] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[10] is used but has no driver.
Warning: Wire bp_fe_top.\icache.data_mem_addr_li[0] is used but has no driver.
found and reported 1348 problems.

12. Printing statistics.

=== bp_fe_top ===

   Number of wires:              40505
   Number of wire bits:          42519
   Number of public wires:        7991
   Number of public wire bits:   10005
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33931
     AND2_X1                       997
     AND2_X2                        59
     AND2_X4                       105
     AND3_X1                       555
     AND3_X2                        38
     AND3_X4                        20
     AND4_X1                       265
     AND4_X2                        87
     AND4_X4                        64
     AOI211_X1                     137
     AOI211_X2                       3
     AOI211_X4                       1
     AOI21_X1                     2227
     AOI21_X2                       11
     AOI21_X4                        4
     AOI221_X1                     171
     AOI221_X2                      11
     AOI221_X4                     218
     AOI22_X1                      426
     AOI22_X2                       42
     AOI22_X4                        4
     BUF_X1                          1
     BUF_X16                        61
     BUF_X2                        201
     BUF_X32                         6
     BUF_X4                       2089
     BUF_X8                        260
     CLKBUF_X2                     452
     CLKBUF_X3                      13
     DFF_X1                       6542
     INV_X1                       1090
     INV_X2                         36
     INV_X32                         3
     INV_X4                         19
     INV_X8                          2
     MUX2_X1                      6434
     MUX2_X2                        12
     NAND2_X1                     2690
     NAND2_X2                       24
     NAND2_X4                       10
     NAND3_X1                     1876
     NAND3_X2                       62
     NAND3_X4                        7
     NAND4_X1                      768
     NAND4_X2                       16
     NAND4_X4                        3
     NOR2_X1                       613
     NOR2_X2                        12
     NOR2_X4                        40
     NOR3_X1                       285
     NOR3_X2                        11
     NOR3_X4                        16
     NOR4_X1                       273
     NOR4_X2                        25
     NOR4_X4                         3
     OAI211_X1                     262
     OAI211_X2                      18
     OAI211_X4                       1
     OAI21_X1                     2690
     OAI21_X2                        3
     OAI21_X4                        1
     OAI221_X1                     142
     OAI221_X2                       6
     OAI22_X1                       87
     OAI22_X2                        2
     OR2_X1                        826
     OR2_X2                          7
     OR2_X4                          4
     OR3_X1                        115
     OR3_X2                          3
     OR3_X4                          9
     OR4_X1                        107
     OR4_X2                          1
     XNOR2_X1                      182
     XOR2_X1                        51
     XOR2_X2                         3
     nangate45_120x64_1P_bit         2
     nangate45_64x512_1P_BM          8
     nangate45_8x64_1P_bit           1

   Chip area for module '\bp_fe_top': 78736.102000

13. Executing Verilog backend.
Dumping module `\bp_fe_top'.

Warnings: 1418 unique messages, 1482 total
End of script. Logfile hash: d6f5b22734
CPU: user 57.29s system 0.31s, MEM: 314.57 MB total, 186.85 MB resident
Yosys 0.8+498 (git sha1 ae85f4a, gcc 7.3.1 -fPIC -Os)
Time spent: 25% 21x opt_clean (14 sec), 15% 2x write_verilog (9 sec), ...
