TRACE::2022-09-24.21:55:58::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:55:58::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:55:58::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:00::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-24.21:56:00::SCWPlatform::Opened new HwDB with name fpga_0
TRACE::2022-09-24.21:56:00::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-09-24.21:56:00::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2022-09-24.21:56:00::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-09-24.21:56:00::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-09-24.21:56:00::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2022-09-24.21:56:00::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:00::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:00::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:00::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:00::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:00::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:00::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.21:56:00::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::mss does not exists at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::Creating sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::Adding the swdes entry, created swdb /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::updating the scw layer changes to swdes at   /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::Writing mss at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:00::SCWMssOS::Completed writing the mss file at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-09-24.21:56:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-09-24.21:56:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-09-24.21:56:00::SCWMssOS::Completed writing the mss file at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-09-24.21:56:00::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-09-24.21:56:04::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.21:56:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-09-24.21:56:04::SCWMssOS::Could not open the swdb for /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2022-09-24.21:56:04::SCWMssOS::Could not open the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2022-09-24.21:56:04::SCWMssOS::Cleared the swdb table entry
TRACE::2022-09-24.21:56:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.21:56:04::SCWMssOS::Writing the mss file completed /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:04::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.21:56:04::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:04::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:04::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:04::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:04::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:04::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:04::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:04::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:04::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-24.21:56:05::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2022-09-24.21:56:05::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-24.21:56:05::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2022-09-24.21:56:05::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-09-24.21:56:05::SCWSystem::Not a boot domain 
LOG::2022-09-24.21:56:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-09-24.21:56:05::SCWDomain::Generating domain artifcats
TRACE::2022-09-24.21:56:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-24.21:56:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writing the mss file at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-09-24.21:56:05::SCWMssOS::Mss edits present, copying mssfile into export location /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-24.21:56:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-24.21:56:05::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-09-24.21:56:05::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-24.21:56:05::SCWMssOS::Copying to export directory.
TRACE::2022-09-24.21:56:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-24.21:56:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-24.21:56:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-09-24.21:56:05::SCWSystem::Completed Processing the sysconfig fpga
LOG::2022-09-24.21:56:05::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2022-09-24.21:56:05::SCWPlatform::Started preparing the platform 
TRACE::2022-09-24.21:56:05::SCWSystem::Writing the bif file for system config fpga
TRACE::2022-09-24.21:56:05::SCWSystem::dir created 
TRACE::2022-09-24.21:56:05::SCWSystem::Writing the bif 
TRACE::2022-09-24.21:56:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-24.21:56:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-24.21:56:05::SCWPlatform::Completed generating the platform
TRACE::2022-09-24.21:56:05::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.21:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-24.21:56:05::SCWPlatform::updated the xpfm file.
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.21:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.21:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-24.21:56:05::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2022-09-24.21:56:05::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-24.21:56:05::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2022-09-24.21:56:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-09-24.21:56:05::SCWDomain::Generating domain artifcats
TRACE::2022-09-24.21:56:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-24.21:56:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writing the mss file at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-09-24.21:56:05::SCWMssOS::Mss edits present, copying mssfile into export location /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-24.21:56:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-24.21:56:05::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-09-24.21:56:05::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-24.21:56:05::SCWMssOS::Copying to export directory.
TRACE::2022-09-24.21:56:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-24.21:56:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-24.21:56:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-09-24.21:56:05::SCWSystem::Completed Processing the sysconfig fpga
LOG::2022-09-24.21:56:05::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2022-09-24.21:56:05::SCWPlatform::Started preparing the platform 
TRACE::2022-09-24.21:56:05::SCWSystem::Writing the bif file for system config fpga
TRACE::2022-09-24.21:56:05::SCWSystem::dir created 
TRACE::2022-09-24.21:56:05::SCWSystem::Writing the bif 
TRACE::2022-09-24.21:56:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-24.21:56:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-24.21:56:05::SCWPlatform::Completed generating the platform
TRACE::2022-09-24.21:56:05::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.21:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.21:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.21:56:05::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.21:56:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.21:56:05::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2022-09-24.21:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.21:56:05::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.21:56:05::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.21:56:05::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-24.21:56:05::SCWPlatform::updated the xpfm file.
TRACE::2022-09-24.22:03:09::SCWPlatform::Clearing the existing platform
TRACE::2022-09-24.22:03:09::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-24.22:03:09::SCWMssOS::Removing the swdes entry for  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWSystem::Clearing the domains completed.
TRACE::2022-09-24.22:03:09::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform location is /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Removing the HwDB with name /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened new HwDB with name fpga_2
TRACE::2022-09-24.22:03:09::SCWReader::Active system found as  fpga
TRACE::2022-09-24.22:03:09::SCWReader::Handling sysconfig fpga
TRACE::2022-09-24.22:03:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:09::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.22:03:09::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:03:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:03:09::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.22:03:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.22:03:09::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.22:03:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-24.22:03:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:09::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:09::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:09::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:03:09::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:09::SCWReader::No isolation master present  
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:10::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:10::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:03:10::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::In reload Mss file.
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:10::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:10::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-09-24.22:03:10::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-09-24.22:03:10::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-09-24.22:03:10::SCWMssOS::Cleared the swdb table entry
TRACE::2022-09-24.22:03:10::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:03:10::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:03:10::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.22:03:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.22:03:10::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:03:10::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:03:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:03:10::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:03:10::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:03:10::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:03:10::SCWMssOS::Removing the swdes entry for  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:12::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:12::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:12::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:12::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:04:12::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:04:12::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:04:12::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:04:12::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.22:04:12::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:12::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:12::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:12::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:04:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:04:12::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::In reload Mss file.
TRACE::2022-09-24.22:04:17::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:04:17::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:04:17::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:04:17::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:04:17::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-09-24.22:04:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-09-24.22:04:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-09-24.22:04:17::SCWMssOS::Cleared the swdb table entry
TRACE::2022-09-24.22:04:17::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:04:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:04:17::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.22:04:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.22:04:17::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.22:04:17::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:04:17::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:04:17::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:04:17::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:04:17::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:04:17::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:17::SCWMssOS::Removing the swdes entry for  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:47::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:47::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:47::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:47::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:04:47::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:04:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:04:47::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:04:47::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:04:47::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.22:04:47::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:47::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:47::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:04:47::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:04:47::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:04:47::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::In reload Mss file.
TRACE::2022-09-24.22:05:12::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:05:12::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:05:12::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:05:12::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:05:12::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

KEYINFO::2022-09-24.22:05:12::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-09-24.22:05:12::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-09-24.22:05:12::SCWMssOS::Cleared the swdb table entry
TRACE::2022-09-24.22:05:12::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:05:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:05:12::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.22:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.22:05:12::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.22:05:12::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:05:12::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:05:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:05:12::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:05:12::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:05:12::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:05:12::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:05:12::SCWMssOS::Removing the swdes entry for  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2022-09-24.22:34:42::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2022-09-24.22:34:42::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-24.22:34:42::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2022-09-24.22:34:42::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-09-24.22:34:42::SCWSystem::Not a boot domain 
LOG::2022-09-24.22:34:42::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-09-24.22:34:42::SCWDomain::Generating domain artifcats
TRACE::2022-09-24.22:34:42::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-24.22:34:42::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-24.22:34:42::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:42::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:42::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:42::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:34:42::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:34:42::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:34:42::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:34:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:34:42::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.22:34:42::SCWMssOS::No sw design opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::mss exists loading the mss file  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::Opened the sw design from mss  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::Adding the swdes entry /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-09-24.22:34:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.22:34:42::SCWMssOS::Opened the sw design.  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::Completed writing the mss file at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-09-24.22:34:42::SCWMssOS::Mss edits present, copying mssfile into export location /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-24.22:34:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-24.22:34:42::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-09-24.22:34:42::SCWMssOS::doing bsp build ... 
TRACE::2022-09-24.22:34:42::SCWMssOS::System Command Ran  cd  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp ; bash -c "make  " 
TRACE::2022-09-24.22:34:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-24.22:34:42::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-09-24.22:34:42::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-09-24.22:34:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-09-24.22:34:42::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-09-24.22:34:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-09-24.22:34:42::SCWMssOS::all -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-09-24.22:34:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-09-24.22:34:42::SCWMssOS::all -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-09-24.22:34:42::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2022-09-24.22:34:42::SCWMssOS::s -Wall -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-09-24.22:34:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-09-24.22:34:42::SCWMssOS::all -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-09-24.22:34:42::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-09-24.22:34:42::SCWMssOS:: -Wall -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-09-24.22:34:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-09-24.22:34:42::SCWMssOS:: -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-09-24.22:34:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-09-24.22:34:42::SCWMssOS::Wall -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-09-24.22:34:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-09-24.22:34:42::SCWMssOS:: -Wextra"

TRACE::2022-09-24.22:34:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-09-24.22:34:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-09-24.22:34:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-09-24.22:34:42::SCWMssOS:: -Wextra"

TRACE::2022-09-24.22:34:43::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-09-24.22:34:44::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-09-24.22:34:44::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-24.22:34:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xil_assert.o microblaze_0/
TRACE::2022-09-24.22:34:44::SCWMssOS::lib/xgpio_sinit.o microblaze_0/lib/_exit.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_update_icache
TRACE::2022-09-24.22:34:44::SCWMssOS::.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xgpio.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_exception.o microblaze_0
TRACE::2022-09-24.22:34:44::SCWMssOS::/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib
TRACE::2022-09-24.22:34:44::SCWMssOS::/errno.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib
TRACE::2022-09-24.22:34:44::SCWMssOS::/xuartlite_intr.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_excep
TRACE::2022-09-24.22:34:44::SCWMssOS::tions.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xil_testcache.o micr
TRACE::2022-09-24.22:34:44::SCWMssOS::oblaze_0/lib/xil_util.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlit
TRACE::2022-09-24.22:34:44::SCWMssOS::e_sinit.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xuartlite_g.o
TRACE::2022-09-24.22:34:44::SCWMssOS:: microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-09-24.22:34:44::SCWMssOS::che.o microblaze_0/lib/outbyte.o microblaze_0/lib/xio.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microb
TRACE::2022-09-24.22:34:44::SCWMssOS::laze_0/lib/xbram_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microbla
TRACE::2022-09-24.22:34:44::SCWMssOS::ze_flush_cache_ext_range.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_
TRACE::2022-09-24.22:34:44::SCWMssOS::g.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_disable_inter
TRACE::2022-09-24.22:34:44::SCWMssOS::rupts.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xbram_sinit.o micr
TRACE::2022-09-24.22:34:44::SCWMssOS::oblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/xil_cache.o m
TRACE::2022-09-24.22:34:44::SCWMssOS::icroblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_dcache_r
TRACE::2022-09-24.22:34:44::SCWMssOS::ange.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/xil_testio.o m
TRACE::2022-09-24.22:34:44::SCWMssOS::icroblaze_0/lib/print.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xplatfor
TRACE::2022-09-24.22:34:44::SCWMssOS::m_info.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_extra.o microblaze_0/l
TRACE::2022-09-24.22:34:44::SCWMssOS::ib/xil_mem.o

TRACE::2022-09-24.22:34:44::SCWMssOS::Finished building libraries

TRACE::2022-09-24.22:34:44::SCWMssOS::Copying to export directory.
TRACE::2022-09-24.22:34:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-24.22:34:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-24.22:34:44::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-09-24.22:34:44::SCWSystem::Completed Processing the sysconfig fpga
LOG::2022-09-24.22:34:44::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2022-09-24.22:34:44::SCWPlatform::Started preparing the platform 
TRACE::2022-09-24.22:34:44::SCWSystem::Writing the bif file for system config fpga
TRACE::2022-09-24.22:34:44::SCWSystem::dir created 
TRACE::2022-09-24.22:34:44::SCWSystem::Writing the bif 
TRACE::2022-09-24.22:34:44::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-24.22:34:44::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-24.22:34:44::SCWPlatform::Completed generating the platform
TRACE::2022-09-24.22:34:44::SCWMssOS::Saving the mss changes /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.22:34:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.22:34:44::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.22:34:44::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:34:44::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:34:44::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:34:44::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:34:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:34:44::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:44::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:34:44::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:44::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"/home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"641bf7107b1a0162d4bee8cefc2748ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-24.22:34:44::SCWPlatform::updated the xpfm file.
TRACE::2022-09-24.22:34:44::SCWPlatform::Trying to open the hw design at /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA given /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA absoulate path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform::DSA directory /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw
TRACE::2022-09-24.22:34:44::SCWPlatform:: Platform Path /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/hw/fpga.xsa
TRACE::2022-09-24.22:34:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2022-09-24.22:34:44::SCWPlatform::Trying to set the existing hwdb with name fpga_2
TRACE::2022-09-24.22:34:44::SCWPlatform::Opened existing hwdb fpga_2
TRACE::2022-09-24.22:34:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.22:34:44::SCWMssOS::Checking the sw design at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-09-24.22:34:44::SCWMssOS::DEBUG:  swdes dump  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-09-24.22:34:44::SCWMssOS::Sw design exists and opened at  /home/danielito/Escritorio/Vivado_proyect/Vitis_proyect/fpga/microblaze_0/standalone_microblaze_0/bsp/system.mss
