Running: /home/waseemh/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/ALU_tb_isim_beh.exe -prj /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/ALU_tb_beh.prj work.ALU_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/four_bits_CLA_adder.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/carry_look_ahead_block.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_adder.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/../../untested_src/shift_module.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_add_sub.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/logic_module.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/../../untested_src/ALU_module.vhd" into library work
Parsing VHDL file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/../../untested_src/ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96628 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity four_bits_CLA_adder [four_bits_cla_adder_default]
Compiling architecture behavioral of entity carry_look_ahead_block [carry_look_ahead_block_default]
Compiling architecture behavioral of entity sixteen_bits_adder [sixteen_bits_adder_default]
Compiling architecture behavioral of entity sixteen_bits_add_sub [sixteen_bits_add_sub_default]
Compiling architecture behavioral of entity logic_module [logic_module_default]
Compiling architecture behavioral of entity shift_module [shift_module_default]
Compiling architecture behavioral of entity ALU_module [alu_module_default]
Compiling architecture behavior of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/ALU_tb_isim_beh.exe
Fuse Memory Usage: 668548 KB
Fuse CPU Usage: 1310 ms
GCC CPU Usage: 710 ms
