Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 25 14:24:44 2020
| Host         : DESKTOP-9OGL4CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: rgb_buffer_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rgb_buffer_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rgb_buffer_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.164      -17.350                     11                  273        0.213        0.000                      0                  273        4.500        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.164      -17.350                     11                  273        0.213        0.000                      0                  273        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -2.164ns,  Total Violation      -17.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.459ns (46.789%)  route 6.208ns (53.211%))
  Logic Levels:           26  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 f  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 r  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.164    16.298    game_page/player_hp[5]_i_3_n_0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124    16.422 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.331    16.754    game_page/player_hp[5]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    game_page/player_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.459ns (46.789%)  route 6.208ns (53.211%))
  Logic Levels:           26  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 f  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 r  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.164    16.298    game_page/player_hp[5]_i_3_n_0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124    16.422 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.331    16.754    game_page/player_hp[5]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    game_page/player_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.459ns (46.789%)  route 6.208ns (53.211%))
  Logic Levels:           26  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 f  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 r  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.164    16.298    game_page/player_hp[5]_i_3_n_0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124    16.422 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.331    16.754    game_page/player_hp[5]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    game_page/player_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.459ns (46.789%)  route 6.208ns (53.211%))
  Logic Levels:           26  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 f  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 r  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.164    16.298    game_page/player_hp[5]_i_3_n_0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124    16.422 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.331    16.754    game_page/player_hp[5]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    game_page/player_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -1.520ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 5.207ns (45.343%)  route 6.276ns (54.656%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.042 f  game_page/cnt_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.971     8.012    game_page/cnt_reg[0]_i_17_n_6
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.306     8.318 f  game_page/bulletPos[0]_i_9/O
                         net (fo=1, routed)           0.162     8.480    game_page/bulletPos[0]_i_9_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.604 f  game_page/bulletPos[0]_i_7/O
                         net (fo=1, routed)           0.416     9.020    game_page/bulletPos[0]_i_7_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.144 f  game_page/bulletPos[0]_i_5/O
                         net (fo=1, routed)           0.279     9.423    game_page/bulletPos[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.547 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.729    10.276    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.400 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.703    11.103    game_page/bulletPos2_reg[7]_0[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.683 r  game_page/i__carry_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.683    game_page/i__carry_i_5__5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  game_page/i__carry__0_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.797    game_page/i__carry__0_i_5__5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  game_page/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.911    game_page/i__carry__1_i_5_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  game_page/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.025    game_page/i__carry__2_i_5_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  game_page/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.139    game_page/i__carry__3_i_5_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  game_page/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.253    game_page/i__carry__4_i_5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.566 f  game_page/i__carry__5_i_5/O[3]
                         net (fo=1, routed)           0.814    13.379    game_page/i__carry__5_i_5_n_4
    SLICE_X45Y16         LUT1 (Prop_lut1_I0_O)        0.306    13.685 r  game_page/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    13.685    game_page/i__carry__6_i_4_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.217 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.592    14.809    vga/player_hp[2]_i_2_0[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.124    14.933 r  vga/player_hp[1]_i_4/O
                         net (fo=2, routed)           0.301    15.234    vga/player_hp[1]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.358 r  vga/player_hp[1]_i_2/O
                         net (fo=6, routed)           0.460    15.818    vga/bullet2_hit_reg
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.942 r  vga/player_hp[5]_i_6/O
                         net (fo=2, routed)           0.503    16.446    game_page/player_hp_reg[4]_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.570 r  game_page/player_hp[5]_i_2/O
                         net (fo=1, routed)           0.000    16.570    game_page/player_hp[5]_i_2_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.031    15.050    game_page/player_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                 -1.520    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 5.459ns (47.474%)  route 6.040ns (52.526%))
  Logic Levels:           26  (CARRY4=15 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 r  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 f  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.327    16.461    game_page/player_hp[5]_i_3_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124    16.585 r  game_page/player_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    16.585    game_page/player_hp[2]_i_1_n_0
    SLICE_X42Y16         FDRE                                         r  game_page/player_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.440    14.781    game_page/CLK
    SLICE_X42Y16         FDRE                                         r  game_page/player_hp_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.077    15.097    game_page/player_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -16.585    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.481ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 5.459ns (47.486%)  route 6.037ns (52.514%))
  Logic Levels:           26  (CARRY4=15 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  game_page/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.836    game_page/cnt_reg[0]_i_17_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  game_page/cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.953    game_page/cnt_reg[0]_i_9_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.192 f  game_page/cnt_reg[0]_i_10/O[2]
                         net (fo=2, routed)           0.796     7.988    game_page/cnt_reg[0]_i_10_n_5
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.301     8.289 r  game_page/cnt[0]_i_18/O
                         net (fo=1, routed)           0.309     8.599    game_page/cnt[0]_i_18_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  game_page/cnt[0]_i_16/O
                         net (fo=1, routed)           0.300     9.022    game_page/cnt[0]_i_16_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  game_page/cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     9.449    game_page/cnt[0]_i_7_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  game_page/cnt[0]_i_1/O
                         net (fo=198, routed)         1.077    10.650    game_page/clear
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  game_page/p_1_out_carry_i_15/O
                         net (fo=1, routed)           0.000    10.774    game_page/p_1_out_carry_i_15_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.307 r  game_page/p_1_out_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.307    game_page/p_1_out_carry_i_9_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.424    game_page/p_1_out_carry__0_i_9_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  game_page/p_1_out_carry__1_i_7/O[0]
                         net (fo=1, routed)           0.623    12.267    vga/p_1_out_carry__1[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.295    12.562 r  vga/p_1_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.562    game_page/p_1_out_carry__2_1[1]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.112 r  game_page/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.112    game_page/p_1_out_carry__1_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  game_page/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.226    game_page/p_1_out_carry__2_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  game_page/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.340    game_page/p_1_out_carry__3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  game_page/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.454    game_page/p_1_out_carry__4_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  game_page/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.568    game_page/p_1_out_carry__5_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.603    14.285    vga/CO[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.409 r  vga/bullet1_hit_i_4/O
                         net (fo=8, routed)           0.357    14.766    vga/v_val_reg[9]_1
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.890 r  vga/player_hp[5]_i_16/O
                         net (fo=3, routed)           0.323    15.213    game_page/player_hp_reg[5]_6
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.337 r  game_page/player_hp[5]_i_5/O
                         net (fo=3, routed)           0.673    16.011    game_page/player_hp[5]_i_5_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.135 f  game_page/player_hp[5]_i_3/O
                         net (fo=3, routed)           0.324    16.458    game_page/player_hp[5]_i_3_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.124    16.582 r  game_page/player_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    16.582    game_page/player_hp[4]_i_1_n_0
    SLICE_X42Y16         FDRE                                         r  game_page/player_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.440    14.781    game_page/CLK
    SLICE_X42Y16         FDRE                                         r  game_page/player_hp_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    15.101    game_page/player_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                 -1.481    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 5.207ns (46.639%)  route 5.957ns (53.361%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.042 f  game_page/cnt_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.971     8.012    game_page/cnt_reg[0]_i_17_n_6
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.306     8.318 f  game_page/bulletPos[0]_i_9/O
                         net (fo=1, routed)           0.162     8.480    game_page/bulletPos[0]_i_9_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.604 f  game_page/bulletPos[0]_i_7/O
                         net (fo=1, routed)           0.416     9.020    game_page/bulletPos[0]_i_7_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.144 f  game_page/bulletPos[0]_i_5/O
                         net (fo=1, routed)           0.279     9.423    game_page/bulletPos[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.547 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.729    10.276    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.400 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.703    11.103    game_page/bulletPos2_reg[7]_0[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.683 r  game_page/i__carry_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.683    game_page/i__carry_i_5__5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  game_page/i__carry__0_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.797    game_page/i__carry__0_i_5__5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  game_page/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.911    game_page/i__carry__1_i_5_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  game_page/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.025    game_page/i__carry__2_i_5_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  game_page/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.139    game_page/i__carry__3_i_5_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  game_page/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.253    game_page/i__carry__4_i_5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.566 f  game_page/i__carry__5_i_5/O[3]
                         net (fo=1, routed)           0.814    13.379    game_page/i__carry__5_i_5_n_4
    SLICE_X45Y16         LUT1 (Prop_lut1_I0_O)        0.306    13.685 r  game_page/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    13.685    game_page/i__carry__6_i_4_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.217 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.592    14.809    vga/player_hp[2]_i_2_0[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.124    14.933 r  vga/player_hp[1]_i_4/O
                         net (fo=2, routed)           0.301    15.234    vga/player_hp[1]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.358 r  vga/player_hp[1]_i_2/O
                         net (fo=6, routed)           0.338    15.696    game_page/player_hp_reg[0]_2
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.820 r  game_page/player_hp[3]_i_4/O
                         net (fo=1, routed)           0.307    16.127    game_page/player_hp[3]_i_4_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.251 r  game_page/player_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    16.251    game_page/player_hp[3]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.029    15.048    game_page/player_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 5.083ns (46.143%)  route 5.933ns (53.857%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.042 f  game_page/cnt_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.971     8.012    game_page/cnt_reg[0]_i_17_n_6
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.306     8.318 f  game_page/bulletPos[0]_i_9/O
                         net (fo=1, routed)           0.162     8.480    game_page/bulletPos[0]_i_9_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.604 f  game_page/bulletPos[0]_i_7/O
                         net (fo=1, routed)           0.416     9.020    game_page/bulletPos[0]_i_7_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.144 f  game_page/bulletPos[0]_i_5/O
                         net (fo=1, routed)           0.279     9.423    game_page/bulletPos[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.547 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.729    10.276    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.400 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.703    11.103    game_page/bulletPos2_reg[7]_0[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.683 r  game_page/i__carry_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.683    game_page/i__carry_i_5__5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  game_page/i__carry__0_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.797    game_page/i__carry__0_i_5__5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  game_page/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.911    game_page/i__carry__1_i_5_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  game_page/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.025    game_page/i__carry__2_i_5_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  game_page/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.139    game_page/i__carry__3_i_5_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  game_page/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.253    game_page/i__carry__4_i_5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.566 f  game_page/i__carry__5_i_5/O[3]
                         net (fo=1, routed)           0.814    13.379    game_page/i__carry__5_i_5_n_4
    SLICE_X45Y16         LUT1 (Prop_lut1_I0_O)        0.306    13.685 r  game_page/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    13.685    game_page/i__carry__6_i_4_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.217 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.592    14.809    vga/player_hp[2]_i_2_0[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.124    14.933 r  vga/player_hp[1]_i_4/O
                         net (fo=2, routed)           0.301    15.234    vga/player_hp[1]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.358 r  vga/player_hp[1]_i_2/O
                         net (fo=6, routed)           0.620    15.978    game_page/player_hp_reg[0]_2
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.124    16.102 r  game_page/player_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    16.102    game_page/player_hp[1]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.031    15.050    game_page/player_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -16.102    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 5.083ns (46.147%)  route 5.932ns (53.853%))
  Logic Levels:           21  (CARRY4=12 LUT1=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.565     5.086    game_page/CLK
    SLICE_X41Y7          FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_page/cnt_reg[0]/Q
                         net (fo=4, routed)           0.347     5.890    game_page/cnt_reg[0]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.485 r  game_page/cnt_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.485    game_page/cnt_reg[0]_i_5_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  game_page/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.602    game_page/cnt_reg[0]_i_13_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  game_page/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.719    game_page/cnt_reg[0]_i_14_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.042 f  game_page/cnt_reg[0]_i_17/O[1]
                         net (fo=2, routed)           0.971     8.012    game_page/cnt_reg[0]_i_17_n_6
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.306     8.318 f  game_page/bulletPos[0]_i_9/O
                         net (fo=1, routed)           0.162     8.480    game_page/bulletPos[0]_i_9_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.604 f  game_page/bulletPos[0]_i_7/O
                         net (fo=1, routed)           0.416     9.020    game_page/bulletPos[0]_i_7_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.144 f  game_page/bulletPos[0]_i_5/O
                         net (fo=1, routed)           0.279     9.423    game_page/bulletPos[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.547 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.729    10.276    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.400 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.703    11.103    game_page/bulletPos2_reg[7]_0[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.683 r  game_page/i__carry_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.683    game_page/i__carry_i_5__5_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.797 r  game_page/i__carry__0_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    11.797    game_page/i__carry__0_i_5__5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.911 r  game_page/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.911    game_page/i__carry__1_i_5_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.025 r  game_page/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.025    game_page/i__carry__2_i_5_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.139 r  game_page/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.139    game_page/i__carry__3_i_5_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.253 r  game_page/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.253    game_page/i__carry__4_i_5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.566 f  game_page/i__carry__5_i_5/O[3]
                         net (fo=1, routed)           0.814    13.379    game_page/i__carry__5_i_5_n_4
    SLICE_X45Y16         LUT1 (Prop_lut1_I0_O)        0.306    13.685 r  game_page/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000    13.685    game_page/i__carry__6_i_4_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.217 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.592    14.809    vga/player_hp[2]_i_2_0[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.124    14.933 r  vga/player_hp[1]_i_4/O
                         net (fo=2, routed)           0.301    15.234    vga/player_hp[1]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.358 r  vga/player_hp[1]_i_2/O
                         net (fo=6, routed)           0.619    15.977    game_page/player_hp_reg[0]_2
    SLICE_X41Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.101 r  game_page/player_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    16.101    game_page/player_hp[0]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y17         FDRE                                         r  game_page/player_hp_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.032    15.051    game_page/player_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -16.101    
  -------------------------------------------------------------------
                         slack                                 -1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 controller/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            faim_page/selection_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.647%)  route 0.361ns (63.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.562     1.445    controller/CLK
    SLICE_X30Y9          FDRE                                         r  controller/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  controller/right_reg/Q
                         net (fo=11, routed)          0.361     1.970    faim_page/right
    SLICE_X40Y8          LUT4 (Prop_lut4_I2_O)        0.045     2.015 r  faim_page/selection[1]_i_1/O
                         net (fo=1, routed)           0.000     2.015    faim_page/selection[1]
    SLICE_X40Y8          FDRE                                         r  faim_page/selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    faim_page/CLK
    SLICE_X40Y8          FDRE                                         r  faim_page/selection_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.092     1.802    faim_page/selection_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.562     1.445    controller/CLK
    SLICE_X36Y9          FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.128     1.573 f  controller/push_reg/Q
                         net (fo=6, routed)           0.078     1.651    uart/push
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.099     1.750 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.750    controller/change_page_reg_1
    SLICE_X36Y9          FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.831     1.958    controller/CLK
    SLICE_X36Y9          FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.091     1.536    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 game_page/bulletPos2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bulletPos2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.449    game_page/CLK
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  game_page/bulletPos2_reg[18]/Q
                         net (fo=8, routed)           0.127     1.740    game_page/bulletPos2_reg_n_0_[18]
    SLICE_X50Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  game_page/bulletPos2[18]_i_1/O
                         net (fo=1, routed)           0.000     1.785    game_page/bulletPos2[18]_i_1_n_0
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     1.964    game_page/CLK
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[18]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.121     1.570    game_page/bulletPos2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.561     1.444    game_page/CLK
    SLICE_X39Y11         FDSE                                         r  game_page/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  game_page/pos_x_reg[8]/Q
                         net (fo=4, routed)           0.114     1.699    game_page/pos_x_reg[9]_0[8]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.045     1.744 r  game_page/pos_x0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     1.744    game_page/pos_x0_carry__1_i_6_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.810 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.000     1.810    game_page/pos_x[9]
    SLICE_X38Y11         FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.830     1.957    game_page/CLK
    SLICE_X38Y11         FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.130     1.587    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.449    vga/cnt_reg[15]_0
    SLICE_X54Y4          FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.680    vga/cnt[14]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.829 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    vga/cnt_reg[15]_i_1_n_5
    SLICE_X54Y4          FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     1.964    vga/cnt_reg[15]_0
    SLICE_X54Y4          FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_page/bulletPos2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bulletPos2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.449    game_page/CLK
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  game_page/bulletPos2_reg[20]/Q
                         net (fo=8, routed)           0.164     1.777    game_page/bulletPos2_reg_n_0_[20]
    SLICE_X50Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  game_page/bulletPos2[20]_i_1/O
                         net (fo=1, routed)           0.000     1.822    game_page/bulletPos2[20]_i_1_n_0
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     1.964    game_page/CLK
    SLICE_X50Y5          FDRE                                         r  game_page/bulletPos2_reg[20]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.121     1.570    game_page/bulletPos2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game_page/bulletPos2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bulletPos2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.595%)  route 0.168ns (47.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.449    game_page/CLK
    SLICE_X49Y4          FDRE                                         r  game_page/bulletPos2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  game_page/bulletPos2_reg[11]/Q
                         net (fo=8, routed)           0.168     1.758    game_page/bulletPos2_reg_n_0_[11]
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  game_page/bulletPos2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.803    game_page/bulletPos2[11]_i_1_n_0
    SLICE_X49Y4          FDRE                                         r  game_page/bulletPos2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     1.963    game_page/CLK
    SLICE_X49Y4          FDRE                                         r  game_page/bulletPos2_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y4          FDRE (Hold_fdre_C_D)         0.092     1.541    game_page/bulletPos2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_page/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.561     1.444    game_page/CLK
    SLICE_X43Y11         FDRE                                         r  game_page/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  game_page/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    game_page/cnt_reg[19]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  game_page/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    game_page/cnt_reg[16]_i_1_n_4
    SLICE_X43Y11         FDRE                                         r  game_page/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.831     1.958    game_page/CLK
    SLICE_X43Y11         FDRE                                         r  game_page/cnt_reg[19]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    game_page/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_page/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.559     1.442    game_page/CLK
    SLICE_X43Y14         FDRE                                         r  game_page/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  game_page/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.702    game_page/cnt_reg[31]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  game_page/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    game_page/cnt_reg[28]_i_1_n_4
    SLICE_X43Y14         FDRE                                         r  game_page/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.828     1.955    game_page/CLK
    SLICE_X43Y14         FDRE                                         r  game_page/cnt_reg[31]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    game_page/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_page/bulletPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bulletPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.448    game_page/CLK
    SLICE_X53Y9          FDRE                                         r  game_page/bulletPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  game_page/bulletPos_reg[10]/Q
                         net (fo=8, routed)           0.168     1.757    game_page/bulletPos_reg_n_0_[10]
    SLICE_X53Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  game_page/bulletPos[10]_i_1/O
                         net (fo=1, routed)           0.000     1.802    game_page/bulletPos[10]
    SLICE_X53Y9          FDRE                                         r  game_page/bulletPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     1.963    game_page/CLK
    SLICE_X53Y9          FDRE                                         r  game_page/bulletPos_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    game_page/bulletPos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y10   controller/down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y9    controller/left_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    controller/page_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    controller/page_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    controller/push_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y9    controller/right_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y10   controller/up_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y8    faim_page/selection_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    faim_page/selection_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    faim_page/selection_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   game_page/bulletPos_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   game_page/bulletPos_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   game_page/bulletPos_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   game_page/bulletPos_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   game_page/bulletPos_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   game_page/bulletPos_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   game_page/bulletPos_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   game_page/bulletPos_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   game_page/bullet1_hit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   game_page/bullet2_hit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    game_page/bulletPos2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    game_page/bulletPos2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    game_page/bulletPos2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y5    game_page/bulletPos2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    game_page/bulletPos2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y5    game_page/bulletPos2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    game_page/bulletPos2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y6    game_page/bulletPos2_reg[21]/C



