Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 26 15:30:03 2025
| Host         : Jenny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb -rpx MainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MainDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.475        0.000                      0                   89        0.190        0.000                      0                   89        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.475        0.000                      0                   89        0.190        0.000                      0                   89        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.388ns (43.226%)  route 3.136ns (56.774%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.320 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.320    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.654    MainDesign_i/BasicLEDController_0/inst/counter_reg[24]_i_1_n_6
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857    13.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[25]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.062    14.129    MainDesign_i/BasicLEDController_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.277ns (42.062%)  route 3.136ns (57.938%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.320 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.320    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.543 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.543    MainDesign_i/BasicLEDController_0/inst/counter_reg[24]_i_1_n_7
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857    13.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.062    14.129    MainDesign_i/BasicLEDController_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.274ns (42.030%)  route 3.136ns (57.970%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.540 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.540    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[21]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y110       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.253ns (41.804%)  route 3.136ns (58.196%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.519 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.519    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[23]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y110       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.179ns (40.994%)  route 3.136ns (59.006%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.445 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.445    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[22]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y110       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.163ns (40.816%)  route 3.136ns (59.184%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.206 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.206    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.429 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.429    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[20]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y110       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.160ns (40.782%)  route 3.136ns (59.218%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.426 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.426    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_6
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[17]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.139ns (40.546%)  route 3.136ns (59.454%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.405 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.405    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[19]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.065ns (39.700%)  route 3.136ns (60.299%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.331 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.331    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[18]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 2.049ns (39.514%)  route 3.136ns (60.486%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.858     7.444    MainDesign_i/BasicLEDController_0/inst/counter_reg[14]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_8/O
                         net (fo=1, routed)           0.817     8.385    MainDesign_i/BasicLEDController_0/inst/status[2]_i_8_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_5/O
                         net (fo=1, routed)           0.543     9.052    MainDesign_i/BasicLEDController_0/inst/status[2]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.124     9.176 f  MainDesign_i/BasicLEDController_0/inst/status[2]_i_2/O
                         net (fo=31, routed)          0.918    10.094    MainDesign_i/BasicLEDController_0/inst/status[2]_i_2_n_0
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.218 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.000    10.218    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_7_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    MainDesign_i/BasicLEDController_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.864 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.864    MainDesign_i/BasicLEDController_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.978 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    MainDesign_i/BasicLEDController_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.092 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    MainDesign_i/BasicLEDController_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.315 r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.315    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.858    13.623    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062    14.130    MainDesign_i/BasicLEDController_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  2.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X111Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 f  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/Q
                         net (fo=5, routed)           0.141     2.086    MainDesign_i/BasicLEDController_0/inst/sel0[3]
    SLICE_X112Y108       LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  MainDesign_i/BasicLEDController_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    MainDesign_i/BasicLEDController_0/inst/led[0]_i_1_n_0
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.121     1.941    MainDesign_i/BasicLEDController_0/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X111Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 f  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/Q
                         net (fo=5, routed)           0.141     2.086    MainDesign_i/BasicLEDController_0/inst/sel0[3]
    SLICE_X112Y108       LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  MainDesign_i/BasicLEDController_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.131    MainDesign_i/BasicLEDController_0/inst/led[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.121     1.941    MainDesign_i/BasicLEDController_0/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X111Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 f  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/Q
                         net (fo=5, routed)           0.143     2.088    MainDesign_i/BasicLEDController_0/inst/sel0[3]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.133 r  MainDesign_i/BasicLEDController_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.133    MainDesign_i/BasicLEDController_0/inst/led[2]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.120     1.940    MainDesign_i/BasicLEDController_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.716     1.803    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]/Q
                         net (fo=6, routed)           0.079     2.046    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]
    SLICE_X108Y109       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.175 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.175    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1_n_6
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.990     2.332    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[11]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.134     1.937    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.715     1.802    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.966 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/Q
                         net (fo=6, routed)           0.079     2.045    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]
    SLICE_X108Y110       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.174 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.174    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1_n_4
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.989     2.331    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.134     1.936    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.716     1.803    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/Q
                         net (fo=6, routed)           0.079     2.046    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]
    SLICE_X108Y109       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.175 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.175    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1_n_4
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.990     2.332    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[13]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.134     1.937    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.715     1.802    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.966 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/Q
                         net (fo=6, routed)           0.091     2.057    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]
    SLICE_X108Y110       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.186 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.186    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1_n_6
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.989     2.331    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.134     1.936    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.715     1.802    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.966 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/Q
                         net (fo=7, routed)           0.079     2.045    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]
    SLICE_X108Y110       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.194 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.194    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1_n_5
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.989     2.331    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.134     1.936    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y106       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/Q
                         net (fo=21, routed)          0.175     2.143    MainDesign_i/BasicLEDController_0/inst/in0
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.045     2.188 r  MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.188    MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.991     2.333    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y106       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120     1.924    MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.336ns (80.925%)  route 0.079ns (19.075%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.716     1.803    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]/Q
                         net (fo=6, routed)           0.079     2.046    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[12]
    SLICE_X108Y109       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.165 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.165    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[10]_i_1_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.218 r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.218    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]_i_1_n_7
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.989     2.331    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/C
                         clock pessimism             -0.514     1.818    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.134     1.952    MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y108  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y105  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y109  MainDesign_i/BasicLEDController_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  MainDesign_i/BasicLEDController_0/inst/blink_status_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  MainDesign_i/BasicLEDController_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y108  MainDesign_i/BasicLEDController_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 4.075ns (62.559%)  route 2.439ns (37.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/Q
                         net (fo=1, routed)           2.439     9.087    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.644 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.644    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 4.048ns (63.449%)  route 2.332ns (36.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.518     6.648 r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/Q
                         net (fo=1, routed)           2.332     8.979    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.509 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.509    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 4.099ns (69.335%)  route 1.813ns (30.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y107       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.518     6.648 r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/Q
                         net (fo=1, routed)           1.813     8.461    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.041 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.041    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.767ns  (logic 4.090ns (70.922%)  route 1.677ns (29.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.056     6.130    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/Q
                         net (fo=1, routed)           1.677     8.325    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.897 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.897    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.437ns (81.414%)  route 0.328ns (18.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.328     2.296    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.568 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.445ns (79.188%)  route 0.380ns (20.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y107       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.164     1.968 r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.380     2.347    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.629 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.629    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.395ns (69.268%)  route 0.619ns (30.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.164     1.968 r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.619     2.586    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.817 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.817    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.422ns (69.228%)  route 0.632ns (30.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.717     1.804    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.632     2.600    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.858 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.347ns  (logic 2.038ns (32.115%)  route 4.309ns (67.885%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1/O
                         net (fo=19, routed)          0.441     4.609    MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1_n_0
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     4.733 r  MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_7/O
                         net (fo=1, routed)           0.799     5.532    MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_7_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I4_O)        0.124     5.656 r  MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_3/O
                         net (fo=1, routed)           0.566     6.223    MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_3_n_0
    SLICE_X108Y106       LUT4 (Prop_lut4_I1_O)        0.124     6.347 r  MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     6.347    MainDesign_i/BasicLEDController_0/inst/pwm_direction[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y106       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/pwm_direction_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.666ns (32.607%)  route 3.444ns (67.393%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1/O
                         net (fo=19, routed)          0.942     5.110    MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1_n_0
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.666ns (32.607%)  route 3.444ns (67.393%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1/O
                         net (fo=19, routed)          0.942     5.110    MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1_n_0
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.666ns (32.607%)  route 3.444ns (67.393%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1/O
                         net (fo=19, routed)          0.942     5.110    MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1_n_0
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.666ns (32.607%)  route 3.444ns (67.393%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1/O
                         net (fo=19, routed)          0.942     5.110    MainDesign_i/BasicLEDController_0/inst/dutyCounter[0]_i_1_n_0
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X107Y104       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyCounter_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.666ns (33.025%)  route 3.379ns (66.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.726     4.268    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT3 (Prop_lut3_I1_O)        0.124     4.392 r  MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1/O
                         net (fo=16, routed)          0.654     5.045    MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.855     5.620    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[14]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.666ns (33.025%)  route 3.379ns (66.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.726     4.268    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT3 (Prop_lut3_I1_O)        0.124     4.392 r  MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1/O
                         net (fo=16, routed)          0.654     5.045    MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.855     5.620    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[15]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.666ns (33.025%)  route 3.379ns (66.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.726     4.268    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT3 (Prop_lut3_I1_O)        0.124     4.392 r  MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1/O
                         net (fo=16, routed)          0.654     5.045    MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.855     5.620    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[16]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.666ns (33.025%)  route 3.379ns (66.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.726     4.268    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT3 (Prop_lut3_I1_O)        0.124     4.392 r  MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1/O
                         net (fo=16, routed)          0.654     5.045    MainDesign_i/BasicLEDController_0/inst/dutyValue[2]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.855     5.620    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X108Y110       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/dutyValue_reg[17]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.692ns (33.794%)  route 3.315ns (66.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          2.502     4.044    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X111Y107       LUT2 (Prop_lut2_I0_O)        0.150     4.194 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.814     5.008    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.857     5.622    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y111       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.345ns (29.450%)  route 0.826ns (70.550%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.826     1.126    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X112Y107       LUT5 (Prop_lut5_I3_O)        0.045     1.171 r  MainDesign_i/BasicLEDController_0/inst/led[3]_i_3/O
                         net (fo=1, routed)           0.000     1.171    MainDesign_i/BasicLEDController_0/inst/led[3]_i_3_n_0
    SLICE_X112Y107       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y107       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.345ns (28.336%)  route 0.872ns (71.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.872     1.172    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.045     1.217 r  MainDesign_i/BasicLEDController_0/inst/status[2]_i_1/O
                         net (fo=1, routed)           0.000     1.217    MainDesign_i/BasicLEDController_0/inst/status[2]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.345ns (28.290%)  route 0.874ns (71.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.874     1.174    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.045     1.219 r  MainDesign_i/BasicLEDController_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.219    MainDesign_i/BasicLEDController_0/inst/led[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.354ns (27.560%)  route 0.932ns (72.440%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          0.932     1.241    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.045     1.286 r  MainDesign_i/BasicLEDController_0/inst/status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.286    MainDesign_i/BasicLEDController_0/inst/status[0]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.354ns (27.528%)  route 0.933ns (72.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          0.933     1.243    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X112Y109       LUT5 (Prop_lut5_I1_O)        0.045     1.288 r  MainDesign_i/BasicLEDController_0/inst/status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.288    MainDesign_i/BasicLEDController_0/inst/status[1]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y109       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/status_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.354ns (27.140%)  route 0.952ns (72.860%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          0.952     1.261    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I3_O)        0.045     1.306 r  MainDesign_i/BasicLEDController_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.306    MainDesign_i/BasicLEDController_0/inst/led[0]_i_1_n_0
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDSE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.354ns (27.119%)  route 0.953ns (72.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=13, routed)          0.953     1.262    MainDesign_i/BasicLEDController_0/inst/sw[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I3_O)        0.045     1.307 r  MainDesign_i/BasicLEDController_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.307    MainDesign_i/BasicLEDController_0/inst/led[2]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X112Y108       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/led_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.348ns (26.573%)  route 0.961ns (73.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.810     1.110    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X111Y107       LUT2 (Prop_lut2_I1_O)        0.048     1.158 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.151     1.309    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1_n_0
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.348ns (26.573%)  route 0.961ns (73.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.810     1.110    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X111Y107       LUT2 (Prop_lut2_I1_O)        0.048     1.158 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.151     1.309    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1_n_0
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MainDesign_i/BasicLEDController_0/inst/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.348ns (26.573%)  route 0.961ns (73.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          0.810     1.110    MainDesign_i/BasicLEDController_0/inst/sw[1]
    SLICE_X111Y107       LUT2 (Prop_lut2_I1_O)        0.048     1.158 r  MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.151     1.309    MainDesign_i/BasicLEDController_0/inst/counter[0]_i_1_n_0
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.993     2.335    MainDesign_i/BasicLEDController_0/inst/sysclk
    SLICE_X110Y107       FDRE                                         r  MainDesign_i/BasicLEDController_0/inst/counter_reg[8]/C





