Protel Design System Design Rule Check
PCB File : E:\3C_项目工程\2020-未来道具001\AGV_MiraiGajetto_No.001\Hardware\主控板\CoreBoard\coreBoard_autotrack.PcbDoc
Date     : 2020/4/15
Time     : 20:57:42

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=10mm) (Preferred=0.254mm) (InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=10mm) (Preferred=0.127mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad Free-0(118.745mm,23.241mm) on Multi-Layer Actual Hole Size = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad Free-0(32.004mm,23.241mm) on Multi-Layer Actual Hole Size = 2.6mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (68.58mm,102.235mm) from Top Layer to Bottom Layer And Via (68.58mm,102.235mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad C10-2(74.988mm,64.204mm) on Bottom Layer And Pad X2-2(74.422mm,65.786mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C1-2(57.228mm,63.452mm) on Bottom Layer And Via (56.134mm,63.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad C14-2(117.983mm,103.251mm) on Top Layer And Via (116.84mm,104.013mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad C15-1(117.983mm,100.838mm) on Top Layer And Via (116.84mm,100.076mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad C16-1(109.22mm,86.614mm) on Top Layer And Via (108.204mm,85.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad C16-1(109.22mm,86.614mm) on Top Layer And Via (109.22mm,85.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad C16-1(109.22mm,86.614mm) on Top Layer And Via (110.236mm,85.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad C18-2(117.983mm,91.44mm) on Top Layer And Via (116.713mm,92.329mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad C19-1(117.983mm,88.9mm) on Top Layer And Via (116.84mm,88.011mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C2-2(56.085mm,64.595mm) on Bottom Layer And Via (56.134mm,63.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.254mm) Between Pad C2-2(56.085mm,64.595mm) on Bottom Layer And Via (57.065mm,65.024mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad C26-1(105.283mm,48.73mm) on Top Layer And Via (105.41mm,47.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad C30-2(89.789mm,75.814mm) on Bottom Layer And Via (89.235mm,74.625mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C3-1(56.086mm,64.595mm) on Top Layer And Via (56.134mm,63.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.254mm) Between Pad C3-1(56.086mm,64.595mm) on Top Layer And Via (57.065mm,65.024mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad C33-2(68.755mm,67.261mm) on Bottom Layer And Via (68.072mm,67.881mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad C34-2(61.326mm,59.69mm) on Bottom Layer And Via (60.49mm,60.597mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.254mm) Between Pad C34-2(61.326mm,59.69mm) on Bottom Layer And Via (61.392mm,60.681mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad C39-2(85.867mm,58.674mm) on Bottom Layer And Via (86.106mm,59.665mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C39-2(85.867mm,58.674mm) on Bottom Layer And Via (86.868mm,58.674mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad C40-1(65.357mm,52.784mm) on Bottom Layer And Via (66.675mm,52.832mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C4-1(57.229mm,63.452mm) on Top Layer And Via (56.134mm,63.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Pad C41-2(74.676mm,45.07mm) on Bottom Layer And Via (75.438mm,44.196mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad C45-1(83.312mm,76.635mm) on Bottom Layer And Via (84.455mm,75.819mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad C45-2(85.598mm,76.635mm) on Bottom Layer And Via (84.455mm,75.819mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C49-2(46.355mm,60.066mm) on Top Layer And Via (45.085mm,59.69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad C49-2(46.355mm,60.066mm) on Top Layer And Via (45.085mm,60.706mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad C6-1(69.136mm,61.801mm) on Bottom Layer And Via (67.945mm,61.976mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.254mm) Between Pad C66-1(105.537mm,96.454mm) on Top Layer And Via (106.8mm,96.511mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.124mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Via (67.437mm,97.282mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Via (59.563mm,89.408mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Pad C79-1(74.041mm,85.598mm) on Top Layer And Via (75.184mm,84.836mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad C80-2(54.912mm,79.756mm) on Top Layer And Via (56.007mm,77.978mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad C81-2(76.454mm,85.598mm) on Top Layer And Via (75.184mm,84.836mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Pad C8-2(67.564mm,41.656mm) on Top Layer And Via (67.384mm,42.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C82-1(59.629mm,76.454mm) on Top Layer And Via (58.547mm,77.343mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.254mm) Between Pad C82-1(59.629mm,76.454mm) on Top Layer And Via (60.473mm,77.489mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad C82-2(61.529mm,76.454mm) on Top Layer And Via (60.473mm,77.489mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad C83-1(57.465mm,76.454mm) on Top Layer And Via (58.547mm,77.343mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad C86-1(106.172mm,58.166mm) on Top Layer And Via (107.061mm,59.309mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad C89-1(105.405mm,84.251mm) on Bottom Layer And Via (105.029mm,82.931mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C89-2(107.305mm,84.251mm) on Bottom Layer And Via (108.204mm,85.471mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Pad C9-1(59.309mm,76.835mm) on Bottom Layer And Via (60.473mm,77.489mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad D19-2(57.189mm,38.1mm) on Bottom Layer And Via (56.236mm,37.897mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad D2-1(40.894mm,79.946mm) on Top Layer And Via (41.783mm,81.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad D22-2(115.951mm,37.084mm) on Bottom Layer And Via (114.935mm,36.906mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad D23-2(113.538mm,37.084mm) on Bottom Layer And Via (113.538mm,35.941mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad D37-1(117.68mm,41.529mm) on Bottom Layer And Via (116.713mm,40.894mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Pad D39-1(117.68mm,43.307mm) on Bottom Layer And Via (117.68mm,44.196mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Pad D40-1(117.68mm,45.085mm) on Bottom Layer And Via (117.68mm,44.196mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad D7-1(113.108mm,68.58mm) on Bottom Layer And Via (114.234mm,68.58mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Pad DS5-2(61.595mm,74.295mm) on Top Layer And Via (62.103mm,73.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L1-1(54.835mm,62.005mm) on Top Layer And Pad L1-2(55.436mm,61.404mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L8-1(87.376mm,75.184mm) on Bottom Layer And Pad L8-2(87.376mm,76.034mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad L9-2(69.183mm,78.613mm) on Top Layer And Via (70.993mm,78.994mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad MicroUSB-DIP1-0(119.761mm,75.776mm) on Multi-Layer And Pad MicroUSB-DIP1-1(119.507mm,76.962mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad MicroUSB-DIP1-0(119.761mm,80.703mm) on Multi-Layer And Pad MicroUSB-DIP1-5(119.507mm,79.502mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad MicroUSB-DIP1-1(119.507mm,76.962mm) on Top Layer And Pad MicroUSB-DIP1-2(119.507mm,77.597mm) on Top Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad MicroUSB-DIP1-2(119.507mm,77.597mm) on Top Layer And Pad MicroUSB-DIP1-3(119.507mm,78.232mm) on Top Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad MicroUSB-DIP1-3(119.507mm,78.232mm) on Top Layer And Pad MicroUSB-DIP1-4(119.507mm,78.867mm) on Top Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad MicroUSB-DIP1-4(119.507mm,78.867mm) on Top Layer And Pad MicroUSB-DIP1-5(119.507mm,79.502mm) on Top Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad P28-15(50.165mm,52.197mm) on Multi-Layer And Via (50.8mm,50.927mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm] / [Bottom Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad P28-2(52.705mm,69.977mm) on Multi-Layer And Via (52.032mm,71.285mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm] / [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Pad Q1-3(97.028mm,76.073mm) on Bottom Layer And Via (97.846mm,75.966mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-1(50.248mm,78.232mm) on Top Layer And Pad Q2-2(50.248mm,79.502mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-2(50.248mm,79.502mm) on Top Layer And Pad Q2-3(50.248mm,80.772mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad Q2-2(50.248mm,79.502mm) on Top Layer And Via (50.292mm,80.645mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-3(50.248mm,80.772mm) on Top Layer And Pad Q2-4(50.248mm,82.042mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad Q2-3(50.248mm,80.772mm) on Top Layer And Via (50.292mm,79.756mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-5(44.548mm,82.042mm) on Top Layer And Pad Q2-6(44.548mm,80.772mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-6(44.548mm,80.772mm) on Top Layer And Pad Q2-7(44.548mm,79.502mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad Q2-7(44.548mm,79.502mm) on Top Layer And Pad Q2-8(44.548mm,78.232mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad R10-1(112.588mm,66.421mm) on Top Layer And Via (113.317mm,65.278mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Pad R101-1(95.504mm,81.346mm) on Top Layer And Via (96.769mm,82.22mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R101-2(95.504mm,83.246mm) on Top Layer And Via (95.606mm,82.22mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad R10-2(114.488mm,66.421mm) on Top Layer And Via (114.435mm,65.169mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad R18-1(98.425mm,54.229mm) on Top Layer And Via (97.79mm,53.068mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad R20-1(101.534mm,65.913mm) on Bottom Layer And Via (100.584mm,64.77mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad R20-2(99.634mm,65.913mm) on Bottom Layer And Via (100.584mm,64.77mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad R21-1(104.206mm,60.579mm) on Bottom Layer And Via (105.029mm,61.722mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad R23-1(109.892mm,57.621mm) on Bottom Layer And Via (109.474mm,56.261mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad R28-1(101.595mm,63.246mm) on Bottom Layer And Via (100.638mm,62.152mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad R28-2(99.695mm,63.246mm) on Bottom Layer And Via (100.638mm,62.152mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad R30-1(96.769mm,81.026mm) on Bottom Layer And Via (96.769mm,82.22mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad R30-2(94.869mm,81.026mm) on Bottom Layer And Via (95.606mm,82.22mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad R31-1(106.172mm,60.579mm) on Top Layer And Via (107.061mm,59.309mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad R31-2(104.272mm,60.579mm) on Top Layer And Via (105.029mm,61.722mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad R32-2(57.145mm,75.438mm) on Bottom Layer And Via (56.007mm,75.819mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad R36-2(100.335mm,65.913mm) on Top Layer And Via (100.584mm,64.77mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad R39-1(104.206mm,62.865mm) on Top Layer And Via (105.029mm,61.722mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R52-1(41.402mm,74.295mm) on Multi-Layer And Via (41.529mm,75.946mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm] / [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R52-1(41.402mm,74.295mm) on Multi-Layer And Via (43.053mm,75.184mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm] / [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad R65-1(99.314mm,38.796mm) on Top Layer And Via (98.806mm,37.846mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad R65-2(99.314mm,36.896mm) on Top Layer And Via (98.806mm,37.846mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Pad R70-1(115.951mm,38.796mm) on Top Layer And Via (116.06mm,39.845mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.254mm) Between Pad R75-1(111.125mm,38.796mm) on Top Layer And Via (110.09mm,39.641mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad R75-2(111.125mm,36.896mm) on Top Layer And Via (112.319mm,37.084mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Pad R76-2(113.538mm,36.896mm) on Top Layer And Via (112.319mm,37.084mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad R76-2(113.538mm,36.896mm) on Top Layer And Via (113.538mm,35.941mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad R89-1(40.005mm,40.066mm) on Top Layer And Via (38.735mm,40.64mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad R89-2(40.005mm,38.166mm) on Top Layer And Via (38.735mm,38.735mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-1(98.516mm,99.99mm) on Bottom Layer And Pad SD1-2(97.416mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Pad SD1-10(88.262mm,100.998mm) on Bottom Layer And Via (87.63mm,102.235mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-2(97.416mm,99.99mm) on Bottom Layer And Pad SD1-3(96.316mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-4(95.216mm,99.99mm) on Bottom Layer And Pad SD1-5(94.116mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-5(94.116mm,99.99mm) on Bottom Layer And Pad SD1-6(93.016mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-6(93.016mm,99.99mm) on Bottom Layer And Pad SD1-7(91.916mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-7(91.916mm,99.99mm) on Bottom Layer And Pad SD1-8(90.816mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-8(90.816mm,99.99mm) on Bottom Layer And Pad SD1-9(89.716mm,99.99mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad U1-100(78.314mm,44.817mm) on Top Layer And Via (77.089mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U1-107(80.789mm,47.292mm) on Top Layer And Via (79.883mm,48.641mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad U1-108(81.142mm,47.646mm) on Top Layer And Via (79.883mm,48.641mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Pad U11-1(113.919mm,77.424mm) on Top Layer And Via (114.427mm,75.946mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad U11-13(110.109mm,71.674mm) on Top Layer And Via (110.236mm,73.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U11-15(112.649mm,71.674mm) on Top Layer And Via (112.268mm,73.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Pad U11-16(113.919mm,71.674mm) on Top Layer And Via (114.808mm,72.644mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad U1-128(88.213mm,54.717mm) on Top Layer And Via (89.408mm,53.594mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U1-129(88.567mm,55.071mm) on Top Layer And Via (87.866mm,56.279mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad U1-131(89.274mm,55.778mm) on Top Layer And Via (87.866mm,56.279mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U1-133(89.628mm,58.677mm) on Top Layer And Via (90.805mm,58.801mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.254mm) Between Pad U11-5(108.839mm,77.424mm) on Top Layer And Via (108.838mm,75.692mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad U1-15(66.929mm,68.93mm) on Top Layer And Via (68.072mm,67.881mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Pad U1-27(62.687mm,64.687mm) on Top Layer And Via (63.328mm,63.373mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad U1-29(61.98mm,63.98mm) on Top Layer And Via (63.328mm,63.373mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad U1-35(59.858mm,61.859mm) on Top Layer And Via (60.49mm,60.597mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad U1-37(59.151mm,61.152mm) on Top Layer And Via (60.49mm,60.597mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad U1-68(64.808mm,47.999mm) on Top Layer And Via (65.913mm,49.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U1-71(65.869mm,46.939mm) on Top Layer And Via (64.77mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad U1-95(76.546mm,43.05mm) on Top Layer And Via (75.438mm,44.196mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-1(110.327mm,102.972mm) on Top Layer And Pad U2-2(110.327mm,102.311mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-1(110.327mm,102.972mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-2(110.327mm,102.311mm) on Top Layer And Pad U2-3(110.327mm,101.651mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-2(110.327mm,102.311mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-3(110.327mm,101.651mm) on Top Layer And Pad U2-4(110.327mm,100.99mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-3(110.327mm,101.651mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-4(110.327mm,100.99mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-5(113.193mm,100.99mm) on Top Layer And Pad U2-6(113.193mm,101.651mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-5(113.193mm,100.99mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-6(113.193mm,101.651mm) on Top Layer And Pad U2-7(113.193mm,102.311mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-6(113.193mm,101.651mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U2-7(113.193mm,102.311mm) on Top Layer And Pad U2-8(113.193mm,102.972mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-7(113.193mm,102.311mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U2-8(113.193mm,102.972mm) on Top Layer And Pad U2-9(111.76mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-1(110.327mm,91.288mm) on Top Layer And Pad U3-2(110.327mm,90.627mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-1(110.327mm,91.288mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-2(110.327mm,90.627mm) on Top Layer And Pad U3-3(110.327mm,89.967mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-2(110.327mm,90.627mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-3(110.327mm,89.967mm) on Top Layer And Pad U3-4(110.327mm,89.306mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-3(110.327mm,89.967mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-4(110.327mm,89.306mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-5(113.193mm,89.306mm) on Top Layer And Pad U3-6(113.193mm,89.967mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-5(113.193mm,89.306mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-6(113.193mm,89.967mm) on Top Layer And Pad U3-7(113.193mm,90.627mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-6(113.193mm,89.967mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U3-7(113.193mm,90.627mm) on Top Layer And Pad U3-8(113.193mm,91.288mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-7(113.193mm,90.627mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U3-8(113.193mm,91.288mm) on Top Layer And Pad U3-9(111.76mm,90.297mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U4-11(100.138mm,61.393mm) on Top Layer And Via (100.638mm,62.152mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U4-13(99.138mm,61.393mm) on Top Layer And Via (98.933mm,62.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad U4-14(98.637mm,61.393mm) on Top Layer And Via (98.933mm,62.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad U4-8(101.548mm,62.553mm) on Top Layer And Via (100.638mm,62.152mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U4-9(101.138mm,61.393mm) on Top Layer And Via (100.638mm,62.152mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad U5-1(98.933mm,50.284mm) on Top Layer And Pad U5-16(99.758mm,51.084mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U5-1(98.933mm,50.284mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-1(98.933mm,50.284mm) on Top Layer And Pad U5-2(98.933mm,49.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-10(102.032mm,49.284mm) on Top Layer And Pad U5-11(102.032mm,49.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U5-10(102.032mm,49.284mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-10(102.032mm,49.284mm) on Top Layer And Pad U5-9(102.032mm,48.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Pad U5-10(102.032mm,49.284mm) on Top Layer And Via (102.997mm,49.284mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-11(102.032mm,49.784mm) on Top Layer And Pad U5-12(102.032mm,50.284mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U5-11(102.032mm,49.784mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad U5-11(102.032mm,49.784mm) on Top Layer And Via (102.997mm,49.284mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Pad U5-12(102.032mm,50.284mm) on Top Layer And Pad U5-13(101.258mm,51.084mm) on Top Layer [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U5-12(102.032mm,50.284mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Pad U5-12(102.032mm,50.284mm) on Top Layer And Via (101.981mm,51.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-13(101.258mm,51.084mm) on Top Layer And Pad U5-14(100.758mm,51.084mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-13(101.258mm,51.084mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad U5-13(101.258mm,51.084mm) on Top Layer And Via (101.981mm,51.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-14(100.758mm,51.084mm) on Top Layer And Pad U5-15(100.258mm,51.084mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-14(100.758mm,51.084mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-15(100.258mm,51.084mm) on Top Layer And Pad U5-16(99.758mm,51.084mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-15(100.258mm,51.084mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-16(99.758mm,51.084mm) on Top Layer And Pad U5-17(100.508mm,49.534mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-2(98.933mm,49.784mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-3(98.933mm,49.284mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-4(98.933mm,48.784mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-5(99.758mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-6(100.258mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-7(100.758mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-8(101.258mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U5-17(100.508mm,49.534mm) on Top Layer And Pad U5-9(102.032mm,48.784mm) on Top Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-2(98.933mm,49.784mm) on Top Layer And Pad U5-3(98.933mm,49.284mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-3(98.933mm,49.284mm) on Top Layer And Pad U5-4(98.933mm,48.784mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad U5-4(98.933mm,48.784mm) on Top Layer And Pad U5-5(99.758mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-5(99.758mm,47.984mm) on Top Layer And Pad U5-6(100.258mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-6(100.258mm,47.984mm) on Top Layer And Pad U5-7(100.758mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U5-7(100.758mm,47.984mm) on Top Layer And Pad U5-8(101.258mm,47.984mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Pad U5-8(101.258mm,47.984mm) on Top Layer And Pad U5-9(102.032mm,48.784mm) on Top Layer [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Pad U5-9(102.032mm,48.784mm) on Top Layer And Via (102.362mm,48.133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad U5-9(102.032mm,48.784mm) on Top Layer And Via (102.997mm,49.284mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-1(65.467mm,109.22mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad U6-1(65.467mm,109.22mm) on Top Layer And Via (63.881mm,109.728mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad U6-1(65.467mm,109.22mm) on Top Layer And Via (66.294mm,110.49mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-2(65.467mm,110.49mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad U6-2(65.467mm,110.49mm) on Top Layer And Via (63.881mm,109.728mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-3(65.467mm,111.76mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U6-3(65.467mm,111.76mm) on Top Layer And Via (63.881mm,112.395mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad U6-3(65.467mm,111.76mm) on Top Layer And Via (66.294mm,110.49mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-4(65.467mm,113.03mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U6-4(65.467mm,113.03mm) on Top Layer And Via (63.881mm,112.395mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-5(60.517mm,113.03mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.254mm) Between Pad U6-5(60.517mm,113.03mm) on Top Layer And Via (58.674mm,113.03mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U6-5(60.517mm,113.03mm) on Top Layer And Via (62.103mm,112.395mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-6(60.517mm,111.76mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U6-6(60.517mm,111.76mm) on Top Layer And Via (62.103mm,112.395mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-7(60.517mm,110.49mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad U6-7(60.517mm,110.49mm) on Top Layer And Via (62.103mm,109.728mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U6-8(60.517mm,109.22mm) on Top Layer And Pad U6-9(62.992mm,111.125mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad U6-8(60.517mm,109.22mm) on Top Layer And Via (62.103mm,109.728mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-1(65.467mm,95.504mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-1(65.467mm,95.504mm) on Top Layer And Via (63.881mm,96.139mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-2(65.467mm,96.774mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-2(65.467mm,96.774mm) on Top Layer And Via (63.881mm,96.139mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad U7-2(65.467mm,96.774mm) on Top Layer And Via (67.437mm,97.282mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-3(65.467mm,98.044mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-3(65.467mm,98.044mm) on Top Layer And Via (63.881mm,98.679mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad U7-3(65.467mm,98.044mm) on Top Layer And Via (67.437mm,97.282mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-4(65.467mm,99.314mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-4(65.467mm,99.314mm) on Top Layer And Via (63.881mm,98.679mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-5(60.517mm,99.314mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-5(60.517mm,99.314mm) on Top Layer And Via (62.103mm,98.679mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-6(60.517mm,98.044mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-6(60.517mm,98.044mm) on Top Layer And Via (62.103mm,98.679mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-7(60.517mm,96.774mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-7(60.517mm,96.774mm) on Top Layer And Via (62.103mm,96.139mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U7-8(60.517mm,95.504mm) on Top Layer And Pad U7-9(62.992mm,97.409mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U7-8(60.517mm,95.504mm) on Top Layer And Via (62.103mm,96.139mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad U8-2(42.795mm,59.006mm) on Top Layer And Via (45.085mm,59.69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad U8-3(42.795mm,60.706mm) on Top Layer And Via (45.085mm,60.706mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U8-5(42.795mm,64.106mm) on Top Layer And Via (42.545mm,65.151mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U8-5(42.795mm,64.106mm) on Top Layer And Via (43.815mm,65.151mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-1(66.77mm,85.659mm) on Top Layer And Pad U9-2(66.77mm,84.709mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-2(66.77mm,84.709mm) on Top Layer And Pad U9-3(66.77mm,83.759mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad U9-5(69.12mm,85.659mm) on Top Layer And Via (69.231mm,86.979mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad USBC1-0(117.74mm,62.099mm) on Multi-Layer And Pad USBC1-A1(116.673mm,63.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad USBC1-0(117.74mm,70.739mm) on Multi-Layer And Pad USBC1-A12(116.673mm,69.769mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad USBC1-0(121.92mm,62.099mm) on Multi-Layer And Via (121.666mm,63.754mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mm] / [Bottom Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad USBC1-A9(116.672mm,68.969mm) on Top Layer And Via (117.576mm,68.168mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (103.632mm,58.928mm) from Top Layer to Bottom Layer And Via (104.14mm,58.039mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (108.204mm,85.471mm) from Top Layer to Bottom Layer And Via (109.22mm,85.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (109.22mm,85.471mm) from Top Layer to Bottom Layer And Via (110.236mm,85.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Via (109.601mm,38.735mm) from Top Layer to Bottom Layer And Via (110.09mm,39.641mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.226mm] / [Bottom Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (31.496mm,71.374mm) from Top Layer to Bottom Layer And Via (32.512mm,71.374mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (42.545mm,64.135mm) from Top Layer to Bottom Layer And Via (42.545mm,65.151mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (42.545mm,65.151mm) from Top Layer to Bottom Layer And Via (42.545mm,66.167mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (50.292mm,78.867mm) from Top Layer to Bottom Layer And Via (50.292mm,79.756mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (51.054mm,78.105mm) from Top Layer to Bottom Layer And Via (51.943mm,78.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (51.054mm,78.867mm) from Top Layer to Bottom Layer And Via (51.943mm,78.867mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (56.515mm,106.68mm) from Top Layer to Bottom Layer And Via (58.166mm,106.68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.254mm) Between Via (56.642mm,53.594mm) from Top Layer to Bottom Layer And Via (57.15mm,52.959mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm] / [Bottom Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (57.15mm,52.959mm) from Top Layer to Bottom Layer And Via (57.785mm,52.324mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Via (59.693mm,58.329mm) from Top Layer to Bottom Layer And Via (59.69mm,59.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm] / [Bottom Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Via (60.49mm,60.597mm) from Top Layer to Bottom Layer And Via (61.392mm,60.681mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.103mm] / [Bottom Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Via (61.392mm,60.681mm) from Top Layer to Bottom Layer And Via (62.179mm,61.232mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.157mm] / [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (62.865mm,60.325mm) from Top Layer to Bottom Layer And Via (63.881mm,60.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm] / [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Via (63.337mm,46.7mm) from Top Layer to Bottom Layer And Via (63.373mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.05mm] / [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (63.881mm,58.547mm) from Top Layer to Bottom Layer And Via (63.881mm,59.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (63.881mm,59.563mm) from Top Layer to Bottom Layer And Via (63.881mm,60.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (65.659mm,51.943mm) from Top Layer to Bottom Layer And Via (66.65mm,51.968mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (65.913mm,61.214mm) from Top Layer to Bottom Layer And Via (66.675mm,60.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Via (66.548mm,43.307mm) from Top Layer to Bottom Layer And Via (67.384mm,42.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.12mm] / [Bottom Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Via (66.65mm,51.968mm) from Top Layer to Bottom Layer And Via (66.675mm,52.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm] / [Bottom Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.254mm) Between Via (66.65mm,51.968mm) from Top Layer to Bottom Layer And Via (67.564mm,51.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm] / [Bottom Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.254mm) Between Via (71.172mm,66.04mm) from Top Layer to Bottom Layer And Via (71.628mm,65.227mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm] / [Bottom Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.254mm) Between Via (74.549mm,44.577mm) from Top Layer to Bottom Layer And Via (75.438mm,44.196mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.164mm] / [Bottom Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Via (76.2mm,64.643mm) from Top Layer to Bottom Layer And Via (76.492mm,65.532mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm] / [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Via (76.492mm,65.532mm) from Top Layer to Bottom Layer And Via (77.14mm,66.167mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.104mm] / [Bottom Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (77.14mm,66.167mm) from Top Layer to Bottom Layer And Via (77.88mm,66.802mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (77.88mm,66.802mm) from Top Layer to Bottom Layer And Via (78.801mm,66.312mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.254mm) Between Via (81.407mm,70.739mm) from Top Layer to Bottom Layer And Via (82.042mm,71.247mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm] / [Bottom Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (81.661mm,42.926mm) from Top Layer to Bottom Layer And Via (82.55mm,42.926mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Via (88.138mm,65.278mm) from Top Layer to Bottom Layer And Via (88.519mm,64.516mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm] / [Bottom Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Via (90.878mm,39.455mm) from Top Layer to Bottom Layer And Via (91.821mm,39.116mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm] / [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (92.075mm,64.643mm) from Top Layer to Bottom Layer And Via (92.075mm,65.532mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (93.463mm,44.125mm) from Top Layer to Bottom Layer And Via (94.234mm,44.831mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
Rule Violations :285

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-1(108.415mm,55.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-1(108.415mm,55.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-2(106.914mm,55.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-2(106.914mm,55.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-7(108.415mm,53.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (107.664mm,54.631mm) on Top Overlay And Pad U10-7(108.415mm,53.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C13-2(111.506mm,105.537mm) on Top Layer And Text "C13" (109.982mm,105.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(111.506mm,105.537mm) on Top Layer And Track (110.49mm,105.537mm)(110.617mm,105.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(111.506mm,105.537mm) on Top Layer And Track (110.973mm,104.623mm)(112.42mm,104.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(111.506mm,105.537mm) on Top Layer And Track (110.973mm,106.451mm)(112.42mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(111.506mm,105.537mm) on Top Layer And Track (112.42mm,104.623mm)(112.42mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(117.983mm,105.537mm) on Top Layer And Track (117.069mm,105.004mm)(117.069mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(117.983mm,105.537mm) on Top Layer And Track (117.069mm,106.451mm)(118.897mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(117.983mm,105.537mm) on Top Layer And Track (117.983mm,104.521mm)(117.983mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(117.983mm,105.537mm) on Top Layer And Track (118.897mm,105.004mm)(118.897mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C14-2(117.983mm,103.251mm) on Top Layer And Track (117.069mm,102.337mm)(117.069mm,103.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(117.983mm,103.251mm) on Top Layer And Track (117.069mm,102.337mm)(118.897mm,102.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(117.983mm,103.251mm) on Top Layer And Track (117.983mm,104.14mm)(117.983mm,104.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(117.983mm,103.251mm) on Top Layer And Track (118.897mm,102.337mm)(118.897mm,103.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C17-1(109.22mm,93.726mm) on Top Layer And Text "C17" (109.982mm,93.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(109.22mm,93.726mm) on Top Layer And Track (108.306mm,92.812mm)(108.306mm,94.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C17-1(109.22mm,93.726mm) on Top Layer And Track (108.306mm,92.812mm)(109.753mm,92.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(109.22mm,93.726mm) on Top Layer And Track (108.306mm,94.64mm)(109.753mm,94.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(109.22mm,93.726mm) on Top Layer And Track (110.109mm,93.726mm)(110.236mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Text "C23" (97.536mm,77.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (97.267mm,77.851mm)(97.267mm,78.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (97.267mm,78.77mm)(98.567mm,78.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (97.688mm,77.47mm)(98.146mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (97.917mm,77.394mm)(97.917mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (97.917mm,77.47mm)(97.917mm,77.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(97.917mm,78.12mm) on Top Layer And Track (98.567mm,77.851mm)(98.567mm,78.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Text "C23" (97.536mm,77.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (97.267mm,76.17mm)(97.267mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (97.267mm,76.17mm)(98.567mm,76.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (97.688mm,77.47mm)(98.146mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (97.917mm,77.394mm)(97.917mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (97.917mm,77.47mm)(97.917mm,77.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-2(97.917mm,76.82mm) on Top Layer And Track (98.567mm,76.17mm)(98.567mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-1(95.758mm,78.74mm) on Top Layer And Track (94.844mm,78.207mm)(94.844mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-1(95.758mm,78.74mm) on Top Layer And Track (94.844mm,79.654mm)(96.672mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-1(95.758mm,78.74mm) on Top Layer And Track (95.758mm,77.724mm)(95.758mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-1(95.758mm,78.74mm) on Top Layer And Track (96.672mm,78.207mm)(96.672mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C24-2(95.758mm,76.454mm) on Top Layer And Track (94.844mm,75.54mm)(94.844mm,76.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-2(95.758mm,76.454mm) on Top Layer And Track (94.844mm,75.54mm)(96.672mm,75.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-2(95.758mm,76.454mm) on Top Layer And Track (95.758mm,77.343mm)(95.758mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C24-2(95.758mm,76.454mm) on Top Layer And Track (96.672mm,75.54mm)(96.672mm,76.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-1(93.218mm,78.74mm) on Top Layer And Track (92.304mm,78.207mm)(92.304mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-1(93.218mm,78.74mm) on Top Layer And Track (92.304mm,79.654mm)(94.132mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-1(93.218mm,78.74mm) on Top Layer And Track (93.218mm,77.724mm)(93.218mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-1(93.218mm,78.74mm) on Top Layer And Track (94.132mm,78.207mm)(94.132mm,79.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C25-2(93.218mm,76.454mm) on Top Layer And Track (92.304mm,75.54mm)(92.304mm,76.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-2(93.218mm,76.454mm) on Top Layer And Track (92.304mm,75.54mm)(94.132mm,75.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-2(93.218mm,76.454mm) on Top Layer And Track (93.218mm,77.343mm)(93.218mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-2(93.218mm,76.454mm) on Top Layer And Track (94.132mm,75.54mm)(94.132mm,76.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C26-2(105.283mm,50.584mm) on Top Layer And Track (104.623mm,50.114mm)(104.623mm,51.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C26-2(105.283mm,50.584mm) on Top Layer And Track (104.623mm,51.371mm)(105.943mm,51.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad C26-2(105.283mm,50.584mm) on Top Layer And Track (105.029mm,49.784mm)(105.537mm,49.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C26-2(105.283mm,50.584mm) on Top Layer And Track (105.283mm,49.784mm)(105.283mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C26-2(105.283mm,50.584mm) on Top Layer And Track (105.943mm,50.114mm)(105.943mm,51.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Text "C3" (55.372mm,63.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (54.247mm,63.676mm)(54.897mm,64.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (54.247mm,63.676mm)(55.166mm,62.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (55.166mm,62.756mm)(55.816mm,63.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (55.464mm,64.297mm)(55.788mm,63.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (55.572mm,64.081mm)(55.626mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(55.166mm,63.676mm) on Top Layer And Track (55.626mm,64.135mm)(55.68mm,64.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C51-2(40.005mm,35.052mm) on Top Layer And Track (39.091mm,34.483mm)(39.091mm,35.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C51-2(40.005mm,35.052mm) on Top Layer And Track (39.091mm,35.802mm)(40.919mm,35.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C51-2(40.005mm,35.052mm) on Top Layer And Track (40.005mm,34.229mm)(40.005mm,34.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C51-2(40.005mm,35.052mm) on Top Layer And Track (40.919mm,34.483mm)(40.919mm,35.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad C54-1(47.329mm,112.903mm) on Top Layer And Text "C54" (45.982mm,112.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C54-1(47.329mm,112.903mm) on Top Layer And Track (46.506mm,112.903mm)(46.633mm,112.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C54-1(47.329mm,112.903mm) on Top Layer And Track (46.76mm,111.989mm)(48.079mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C54-1(47.329mm,112.903mm) on Top Layer And Track (46.76mm,113.817mm)(48.079mm,113.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C54-1(47.329mm,112.903mm) on Top Layer And Track (48.079mm,111.989mm)(48.079mm,113.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C54-2(45.429mm,112.903mm) on Top Layer And Text "C54" (45.982mm,112.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C54-2(45.429mm,112.903mm) on Top Layer And Track (44.679mm,111.989mm)(44.679mm,113.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C54-2(45.429mm,112.903mm) on Top Layer And Track (44.679mm,111.989mm)(45.998mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C54-2(45.429mm,112.903mm) on Top Layer And Track (44.679mm,113.817mm)(45.998mm,113.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C54-2(45.429mm,112.903mm) on Top Layer And Track (46.125mm,112.903mm)(46.252mm,112.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C55-1(105.537mm,110.485mm) on Top Layer And Track (104.623mm,109.916mm)(104.623mm,111.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C55-1(105.537mm,110.485mm) on Top Layer And Track (104.623mm,111.235mm)(106.451mm,111.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C55-1(105.537mm,110.485mm) on Top Layer And Track (105.537mm,109.662mm)(105.537mm,109.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C55-1(105.537mm,110.485mm) on Top Layer And Track (106.451mm,109.916mm)(106.451mm,111.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C57-2(61.656mm,104.394mm) on Top Layer And Track (61.087mm,103.48mm)(62.406mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C65-1(52.197mm,98.933mm) on Top Layer And Text "C65" (50.866mm,98.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C65-1(52.197mm,98.933mm) on Top Layer And Track (51.374mm,98.933mm)(51.501mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C65-1(52.197mm,98.933mm) on Top Layer And Track (51.628mm,98.019mm)(52.947mm,98.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C65-1(52.197mm,98.933mm) on Top Layer And Track (51.628mm,99.847mm)(52.947mm,99.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C65-1(52.197mm,98.933mm) on Top Layer And Track (52.947mm,98.019mm)(52.947mm,99.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Text "C67" (68.961mm,98.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Track (67.642mm,97.765mm)(67.642mm,99.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Track (67.642mm,97.765mm)(68.961mm,97.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Track (67.642mm,99.593mm)(68.961mm,99.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C67-2(68.392mm,98.679mm) on Top Layer And Track (69.088mm,98.679mm)(69.215mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Text "C68" (60.325mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Track (59.006mm,89.763mm)(59.006mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Track (59.006mm,89.764mm)(60.325mm,89.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Track (59.006mm,91.592mm)(60.325mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C68-1(59.756mm,90.678mm) on Top Layer And Track (60.452mm,90.678mm)(60.579mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C68-2(61.656mm,90.678mm) on Top Layer And Text "C68" (60.325mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C68-2(61.656mm,90.678mm) on Top Layer And Track (60.833mm,90.678mm)(60.96mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C68-2(61.656mm,90.678mm) on Top Layer And Track (61.087mm,89.764mm)(62.406mm,89.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C68-2(61.656mm,90.678mm) on Top Layer And Track (61.087mm,91.592mm)(62.406mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C68-2(61.656mm,90.678mm) on Top Layer And Track (62.406mm,89.763mm)(62.406mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C7-1(89.408mm,49.149mm) on Top Layer And Track (88.494mm,48.235mm)(88.494mm,49.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(89.408mm,49.149mm) on Top Layer And Track (88.494mm,48.235mm)(90.322mm,48.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(89.408mm,49.149mm) on Top Layer And Track (89.408mm,50.038mm)(89.408mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(89.408mm,49.149mm) on Top Layer And Track (90.322mm,48.235mm)(90.322mm,49.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C80-2(54.912mm,79.756mm) on Top Layer And Track (53.467mm,77.978mm)(53.467mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C81-1(76.454mm,83.698mm) on Top Layer And Track (75.54mm,82.948mm)(75.54mm,84.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C81-1(76.454mm,83.698mm) on Top Layer And Track (75.54mm,82.948mm)(77.368mm,82.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C81-1(76.454mm,83.698mm) on Top Layer And Track (76.454mm,84.394mm)(76.454mm,84.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C81-1(76.454mm,83.698mm) on Top Layer And Track (77.368mm,82.948mm)(77.368mm,84.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(40.894mm,84.646mm) on Top Layer And Track (38.994mm,84.296mm)(39.494mm,84.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(40.894mm,84.646mm) on Top Layer And Track (38.994mm,85.096mm)(39.494mm,85.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(40.894mm,84.646mm) on Top Layer And Track (42.294mm,84.296mm)(42.794mm,84.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(40.894mm,84.646mm) on Top Layer And Track (42.294mm,85.096mm)(42.794mm,85.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L2-1(90.866mm,76.327mm) on Top Layer And Track (88.216mm,75.413mm)(91.616mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L2-1(90.866mm,76.327mm) on Top Layer And Track (88.216mm,77.242mm)(91.616mm,77.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad L2-1(90.866mm,76.327mm) on Top Layer And Track (91.616mm,75.413mm)(91.616mm,77.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad L2-2(88.966mm,76.327mm) on Top Layer And Track (88.216mm,75.413mm)(88.216mm,77.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L2-2(88.966mm,76.327mm) on Top Layer And Track (88.216mm,75.413mm)(91.616mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L2-2(88.966mm,76.327mm) on Top Layer And Track (88.216mm,77.242mm)(91.616mm,77.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L7-1(74.803mm,96.112mm) on Top Layer And Track (74.422mm,92.048mm)(74.422mm,94.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L7-1(74.803mm,96.112mm) on Top Layer And Track (74.422mm,97.89mm)(74.422mm,99.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L7-2(84.201mm,96.112mm) on Top Layer And Track (84.582mm,93.064mm)(84.582mm,94.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L7-2(84.201mm,96.112mm) on Top Layer And Track (84.582mm,97.89mm)(84.582mm,100.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(55.118mm,53.02mm) on Top Layer And Track (54.203mm,50.37mm)(54.203mm,53.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R3-1(55.118mm,53.02mm) on Top Layer And Track (54.203mm,53.77mm)(56.032mm,53.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(55.118mm,53.02mm) on Top Layer And Track (56.032mm,50.37mm)(56.032mm,53.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-2(55.118mm,51.12mm) on Top Layer And Track (54.203mm,50.37mm)(54.203mm,53.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R3-2(55.118mm,51.12mm) on Top Layer And Track (54.203mm,50.37mm)(56.032mm,50.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-2(55.118mm,51.12mm) on Top Layer And Track (56.032mm,50.37mm)(56.032mm,53.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad R38-2(102.362mm,59.182mm) on Top Layer And Text "R38" (101.031mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R38-2(102.362mm,59.182mm) on Top Layer And Track (103.112mm,58.268mm)(103.112mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R38-2(102.362mm,59.182mm) on Top Layer And Track (99.712mm,58.268mm)(103.112mm,58.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R38-2(102.362mm,59.182mm) on Top Layer And Track (99.712mm,60.096mm)(103.112mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R40-2(108.204mm,91.12mm) on Top Layer And Track (107.29mm,88.47mm)(107.29mm,91.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R40-2(108.204mm,91.12mm) on Top Layer And Track (107.29mm,91.87mm)(109.119mm,91.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R40-2(108.204mm,91.12mm) on Top Layer And Track (109.119mm,88.47mm)(109.119mm,91.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R47-1(59.756mm,92.964mm) on Top Layer And Text "R47" (60.325mm,92.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R47-1(59.756mm,92.964mm) on Top Layer And Track (59.006mm,92.049mm)(59.006mm,93.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R47-1(59.756mm,92.964mm) on Top Layer And Track (59.006mm,92.049mm)(62.406mm,92.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R47-1(59.756mm,92.964mm) on Top Layer And Track (59.006mm,93.878mm)(62.406mm,93.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad R47-2(61.656mm,92.964mm) on Top Layer And Text "R47" (60.325mm,92.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R47-2(61.656mm,92.964mm) on Top Layer And Track (59.006mm,92.049mm)(62.406mm,92.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R47-2(61.656mm,92.964mm) on Top Layer And Track (59.006mm,93.878mm)(62.406mm,93.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R47-2(61.656mm,92.964mm) on Top Layer And Track (62.406mm,92.049mm)(62.406mm,93.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R49-1(57.023mm,95.697mm) on Top Layer And Track (56.109mm,94.947mm)(56.109mm,98.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R49-1(57.023mm,95.697mm) on Top Layer And Track (56.109mm,94.947mm)(57.938mm,94.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R49-1(57.023mm,95.697mm) on Top Layer And Track (57.938mm,94.947mm)(57.938mm,98.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-2(115.443mm,102.931mm) on Top Layer And Track (114.529mm,100.281mm)(114.529mm,103.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R5-2(115.443mm,102.931mm) on Top Layer And Track (114.529mm,103.681mm)(116.358mm,103.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-2(115.443mm,102.931mm) on Top Layer And Track (116.358mm,100.281mm)(116.358mm,103.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad R6-1(115.631mm,105.537mm) on Top Layer And Text "R6" (114.427mm,105.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(115.631mm,105.537mm) on Top Layer And Track (112.981mm,104.623mm)(116.381mm,104.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(115.631mm,105.537mm) on Top Layer And Track (112.981mm,106.452mm)(116.381mm,106.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R6-1(115.631mm,105.537mm) on Top Layer And Track (116.381mm,104.623mm)(116.381mm,106.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R6-2(113.731mm,105.537mm) on Top Layer And Text "R6" (114.427mm,105.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R6-2(113.731mm,105.537mm) on Top Layer And Track (112.981mm,104.623mm)(112.981mm,106.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-2(113.731mm,105.537mm) on Top Layer And Track (112.981mm,104.623mm)(116.381mm,104.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-2(113.731mm,105.537mm) on Top Layer And Track (112.981mm,106.452mm)(116.381mm,106.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R71-2(118.364mm,36.896mm) on Top Layer And Track (117.449mm,36.146mm)(117.449mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R71-2(118.364mm,36.896mm) on Top Layer And Track (117.449mm,36.146mm)(119.278mm,36.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R71-2(118.364mm,36.896mm) on Top Layer And Track (119.278mm,36.146mm)(119.278mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R75-1(111.125mm,38.796mm) on Top Layer And Track (110.21mm,36.146mm)(110.21mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R75-1(111.125mm,38.796mm) on Top Layer And Track (110.21mm,39.546mm)(112.039mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R75-1(111.125mm,38.796mm) on Top Layer And Track (112.039mm,36.146mm)(112.039mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R75-2(111.125mm,36.896mm) on Top Layer And Track (110.21mm,36.146mm)(110.21mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R75-2(111.125mm,36.896mm) on Top Layer And Track (110.21mm,36.146mm)(112.039mm,36.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R75-2(111.125mm,36.896mm) on Top Layer And Track (112.039mm,36.146mm)(112.039mm,39.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R83-1(78.74mm,37.526mm) on Top Layer And Track (77.825mm,34.876mm)(77.825mm,38.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R83-1(78.74mm,37.526mm) on Top Layer And Track (77.825mm,38.276mm)(79.654mm,38.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R83-1(78.74mm,37.526mm) on Top Layer And Track (79.654mm,34.876mm)(79.654mm,38.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R83-2(78.74mm,35.626mm) on Top Layer And Track (77.825mm,34.876mm)(77.825mm,38.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R83-2(78.74mm,35.626mm) on Top Layer And Track (77.825mm,34.876mm)(79.654mm,34.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R83-2(78.74mm,35.626mm) on Top Layer And Track (79.654mm,34.876mm)(79.654mm,38.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R87-1(110.744mm,53.152mm) on Top Layer And Track (109.83mm,52.402mm)(109.83mm,55.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R87-1(110.744mm,53.152mm) on Top Layer And Track (109.83mm,52.402mm)(111.659mm,52.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R87-1(110.744mm,53.152mm) on Top Layer And Track (111.659mm,52.402mm)(111.659mm,55.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R90-2(98.933mm,87.691mm) on Top Layer And Track (98.019mm,85.041mm)(98.019mm,88.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R90-2(98.933mm,87.691mm) on Top Layer And Track (98.019mm,88.441mm)(99.848mm,88.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R90-2(98.933mm,87.691mm) on Top Layer And Track (99.848mm,85.041mm)(99.848mm,88.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R93-1(55.565mm,74.295mm) on Top Layer And Text "R93" (56.134mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R93-1(55.565mm,74.295mm) on Top Layer And Track (54.815mm,73.38mm)(54.815mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R93-1(55.565mm,74.295mm) on Top Layer And Track (54.815mm,73.38mm)(58.215mm,73.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R93-1(55.565mm,74.295mm) on Top Layer And Track (54.815mm,75.209mm)(58.215mm,75.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R97-1(96.647mm,85.791mm) on Top Layer And Track (95.733mm,85.041mm)(95.733mm,88.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R97-1(96.647mm,85.791mm) on Top Layer And Track (95.733mm,85.041mm)(97.562mm,85.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R97-1(96.647mm,85.791mm) on Top Layer And Track (97.562mm,85.041mm)(97.562mm,88.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R99-1(46.355mm,70.358mm) on Top Layer And Track (45.441mm,69.608mm)(45.441mm,73.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R99-1(46.355mm,70.358mm) on Top Layer And Track (45.441mm,69.608mm)(47.269mm,69.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R99-1(46.355mm,70.358mm) on Top Layer And Track (47.269mm,69.608mm)(47.269mm,73.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R99-2(46.355mm,72.258mm) on Top Layer And Track (45.441mm,69.608mm)(45.441mm,73.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R99-2(46.355mm,72.258mm) on Top Layer And Track (45.441mm,73.008mm)(47.269mm,73.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R99-2(46.355mm,72.258mm) on Top Layer And Track (47.269mm,69.608mm)(47.269mm,73.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-1(108.415mm,55.332mm) on Top Layer And Track (104.914mm,55.757mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U10-1(108.415mm,55.332mm) on Top Layer And Track (108.914mm,52.007mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-2(106.914mm,55.332mm) on Top Layer And Track (104.914mm,55.757mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad U10-3(105.415mm,55.332mm) on Top Layer And Track (104.914mm,52.007mm)(104.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-3(105.415mm,55.332mm) on Top Layer And Track (104.914mm,55.757mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad U10-4(105.415mm,52.431mm) on Top Layer And Track (104.914mm,52.007mm)(104.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-4(105.415mm,52.431mm) on Top Layer And Track (104.914mm,52.007mm)(108.914mm,52.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-5(106.914mm,52.431mm) on Top Layer And Track (104.914mm,52.007mm)(108.914mm,52.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U10-6(108.415mm,52.431mm) on Top Layer And Track (104.914mm,52.007mm)(108.914mm,52.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad U10-6(108.415mm,52.431mm) on Top Layer And Track (108.914mm,52.007mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U10-7(108.415mm,53.881mm) on Top Layer And Track (108.914mm,52.007mm)(108.914mm,55.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-5(99.758mm,47.984mm) on Top Layer And Track (99.008mm,48.034mm)(99.519mm,48.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad U5-8(101.258mm,47.984mm) on Top Layer And Track (101.524mm,48.034mm)(102.008mm,48.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U5-9(102.032mm,48.784mm) on Top Layer And Track (102.008mm,48.034mm)(102.008mm,48.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-9(62.992mm,97.409mm) on Top Layer And Text "U7" (63.195mm,97.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :212

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02