#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2791300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2791490 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x279dbc0 .functor NOT 1, L_0x27c9610, C4<0>, C4<0>, C4<0>;
L_0x27c9370 .functor XOR 1, L_0x27c9210, L_0x27c92d0, C4<0>, C4<0>;
L_0x27c9500 .functor XOR 1, L_0x27c9370, L_0x27c9430, C4<0>, C4<0>;
v0x27c4f20_0 .net *"_ivl_10", 0 0, L_0x27c9430;  1 drivers
v0x27c5020_0 .net *"_ivl_12", 0 0, L_0x27c9500;  1 drivers
v0x27c5100_0 .net *"_ivl_2", 0 0, L_0x27c7ae0;  1 drivers
v0x27c51c0_0 .net *"_ivl_4", 0 0, L_0x27c9210;  1 drivers
v0x27c52a0_0 .net *"_ivl_6", 0 0, L_0x27c92d0;  1 drivers
v0x27c53d0_0 .net *"_ivl_8", 0 0, L_0x27c9370;  1 drivers
v0x27c54b0_0 .var "clk", 0 0;
v0x27c5550_0 .net "f_dut", 0 0, L_0x27c8f80;  1 drivers
v0x27c55f0_0 .net "f_ref", 0 0, L_0x27c65c0;  1 drivers
v0x27c5690_0 .var/2u "stats1", 159 0;
v0x27c5730_0 .var/2u "strobe", 0 0;
v0x27c57d0_0 .net "tb_match", 0 0, L_0x27c9610;  1 drivers
v0x27c5890_0 .net "tb_mismatch", 0 0, L_0x279dbc0;  1 drivers
v0x27c5950_0 .net "wavedrom_enable", 0 0, v0x27c2070_0;  1 drivers
v0x27c59f0_0 .net "wavedrom_title", 511 0, v0x27c2130_0;  1 drivers
v0x27c5ac0_0 .net "x1", 0 0, v0x27c21f0_0;  1 drivers
v0x27c5b60_0 .net "x2", 0 0, v0x27c2290_0;  1 drivers
v0x27c5c00_0 .net "x3", 0 0, v0x27c2380_0;  1 drivers
L_0x27c7ae0 .concat [ 1 0 0 0], L_0x27c65c0;
L_0x27c9210 .concat [ 1 0 0 0], L_0x27c65c0;
L_0x27c92d0 .concat [ 1 0 0 0], L_0x27c8f80;
L_0x27c9430 .concat [ 1 0 0 0], L_0x27c65c0;
L_0x27c9610 .cmp/eeq 1, L_0x27c7ae0, L_0x27c9500;
S_0x2791620 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2791490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x277ce70 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x2791d40 .functor AND 1, L_0x277ce70, v0x27c2290_0, C4<1>, C4<1>;
L_0x279dc30 .functor NOT 1, v0x27c21f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c5ea0 .functor AND 1, L_0x2791d40, L_0x279dc30, C4<1>, C4<1>;
L_0x27c5f70 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c5fe0 .functor AND 1, L_0x27c5f70, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c6090 .functor AND 1, L_0x27c5fe0, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c6150 .functor OR 1, L_0x27c5ea0, L_0x27c6090, C4<0>, C4<0>;
L_0x27c62b0 .functor NOT 1, v0x27c2290_0, C4<0>, C4<0>, C4<0>;
L_0x27c6320 .functor AND 1, v0x27c2380_0, L_0x27c62b0, C4<1>, C4<1>;
L_0x27c6440 .functor AND 1, L_0x27c6320, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c64b0 .functor OR 1, L_0x27c6150, L_0x27c6440, C4<0>, C4<0>;
L_0x27c6630 .functor AND 1, v0x27c2380_0, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c66a0 .functor AND 1, L_0x27c6630, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c65c0 .functor OR 1, L_0x27c64b0, L_0x27c66a0, C4<0>, C4<0>;
v0x279de30_0 .net *"_ivl_0", 0 0, L_0x277ce70;  1 drivers
v0x279ded0_0 .net *"_ivl_10", 0 0, L_0x27c5fe0;  1 drivers
v0x277cee0_0 .net *"_ivl_12", 0 0, L_0x27c6090;  1 drivers
v0x27c09d0_0 .net *"_ivl_14", 0 0, L_0x27c6150;  1 drivers
v0x27c0ab0_0 .net *"_ivl_16", 0 0, L_0x27c62b0;  1 drivers
v0x27c0be0_0 .net *"_ivl_18", 0 0, L_0x27c6320;  1 drivers
v0x27c0cc0_0 .net *"_ivl_2", 0 0, L_0x2791d40;  1 drivers
v0x27c0da0_0 .net *"_ivl_20", 0 0, L_0x27c6440;  1 drivers
v0x27c0e80_0 .net *"_ivl_22", 0 0, L_0x27c64b0;  1 drivers
v0x27c0ff0_0 .net *"_ivl_24", 0 0, L_0x27c6630;  1 drivers
v0x27c10d0_0 .net *"_ivl_26", 0 0, L_0x27c66a0;  1 drivers
v0x27c11b0_0 .net *"_ivl_4", 0 0, L_0x279dc30;  1 drivers
v0x27c1290_0 .net *"_ivl_6", 0 0, L_0x27c5ea0;  1 drivers
v0x27c1370_0 .net *"_ivl_8", 0 0, L_0x27c5f70;  1 drivers
v0x27c1450_0 .net "f", 0 0, L_0x27c65c0;  alias, 1 drivers
v0x27c1510_0 .net "x1", 0 0, v0x27c21f0_0;  alias, 1 drivers
v0x27c15d0_0 .net "x2", 0 0, v0x27c2290_0;  alias, 1 drivers
v0x27c1690_0 .net "x3", 0 0, v0x27c2380_0;  alias, 1 drivers
S_0x27c17d0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2791490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x27c1fb0_0 .net "clk", 0 0, v0x27c54b0_0;  1 drivers
v0x27c2070_0 .var "wavedrom_enable", 0 0;
v0x27c2130_0 .var "wavedrom_title", 511 0;
v0x27c21f0_0 .var "x1", 0 0;
v0x27c2290_0 .var "x2", 0 0;
v0x27c2380_0 .var "x3", 0 0;
E_0x278c1e0/0 .event negedge, v0x27c1fb0_0;
E_0x278c1e0/1 .event posedge, v0x27c1fb0_0;
E_0x278c1e0 .event/or E_0x278c1e0/0, E_0x278c1e0/1;
E_0x278bf70 .event negedge, v0x27c1fb0_0;
E_0x27769f0 .event posedge, v0x27c1fb0_0;
S_0x27c1ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x27c17d0;
 .timescale -12 -12;
v0x27c1cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c1db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x27c17d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c2480 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2791490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x27c68d0 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c6a50 .functor NOT 1, v0x27c2290_0, C4<0>, C4<0>, C4<0>;
L_0x27c6bf0 .functor AND 1, L_0x27c68d0, L_0x27c6a50, C4<1>, C4<1>;
L_0x27c6d00 .functor NOT 1, v0x27c21f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c6eb0 .functor AND 1, L_0x27c6bf0, L_0x27c6d00, C4<1>, C4<1>;
L_0x27c6fc0 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c7070 .functor NOT 1, v0x27c2290_0, C4<0>, C4<0>, C4<0>;
L_0x27c70e0 .functor AND 1, L_0x27c6fc0, L_0x27c7070, C4<1>, C4<1>;
L_0x27c7240 .functor AND 1, L_0x27c70e0, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c7300 .functor OR 1, L_0x27c6eb0, L_0x27c7240, C4<0>, C4<0>;
L_0x27c7470 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c74e0 .functor AND 1, L_0x27c7470, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c75c0 .functor NOT 1, v0x27c21f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c7630 .functor AND 1, L_0x27c74e0, L_0x27c75c0, C4<1>, C4<1>;
L_0x27c7550 .functor OR 1, L_0x27c7300, L_0x27c7630, C4<0>, C4<0>;
L_0x27c7860 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c7960 .functor AND 1, L_0x27c7860, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c7a20 .functor AND 1, L_0x27c7960, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c7b80 .functor OR 1, L_0x27c7550, L_0x27c7a20, C4<0>, C4<0>;
L_0x27c7c90 .functor NOT 1, v0x27c2290_0, C4<0>, C4<0>, C4<0>;
L_0x27c7db0 .functor AND 1, v0x27c2380_0, L_0x27c7c90, C4<1>, C4<1>;
L_0x27c7e70 .functor NOT 1, v0x27c21f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c7fa0 .functor AND 1, L_0x27c7db0, L_0x27c7e70, C4<1>, C4<1>;
L_0x27c80b0 .functor OR 1, L_0x27c7b80, L_0x27c7fa0, C4<0>, C4<0>;
L_0x27c8290 .functor NOT 1, v0x27c2290_0, C4<0>, C4<0>, C4<0>;
L_0x27c8300 .functor AND 1, v0x27c2380_0, L_0x27c8290, C4<1>, C4<1>;
L_0x27c84a0 .functor AND 1, L_0x27c8300, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c8560 .functor OR 1, L_0x27c80b0, L_0x27c84a0, C4<0>, C4<0>;
L_0x27c8760 .functor NOT 1, v0x27c2380_0, C4<0>, C4<0>, C4<0>;
L_0x27c87d0 .functor AND 1, L_0x27c8760, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c8990 .functor NOT 1, v0x27c21f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c8a00 .functor AND 1, L_0x27c87d0, L_0x27c8990, C4<1>, C4<1>;
L_0x27c8c20 .functor OR 1, L_0x27c8560, L_0x27c8a00, C4<0>, C4<0>;
L_0x27c8d30 .functor AND 1, v0x27c2380_0, v0x27c2290_0, C4<1>, C4<1>;
L_0x27c8ec0 .functor AND 1, L_0x27c8d30, v0x27c21f0_0, C4<1>, C4<1>;
L_0x27c8f80 .functor OR 1, L_0x27c8c20, L_0x27c8ec0, C4<0>, C4<0>;
v0x27c2690_0 .net *"_ivl_0", 0 0, L_0x27c68d0;  1 drivers
v0x27c2770_0 .net *"_ivl_10", 0 0, L_0x27c6fc0;  1 drivers
v0x27c2850_0 .net *"_ivl_12", 0 0, L_0x27c7070;  1 drivers
v0x27c2940_0 .net *"_ivl_14", 0 0, L_0x27c70e0;  1 drivers
v0x27c2a20_0 .net *"_ivl_16", 0 0, L_0x27c7240;  1 drivers
v0x27c2b50_0 .net *"_ivl_18", 0 0, L_0x27c7300;  1 drivers
v0x27c2c30_0 .net *"_ivl_2", 0 0, L_0x27c6a50;  1 drivers
v0x27c2d10_0 .net *"_ivl_20", 0 0, L_0x27c7470;  1 drivers
v0x27c2df0_0 .net *"_ivl_22", 0 0, L_0x27c74e0;  1 drivers
v0x27c2f60_0 .net *"_ivl_24", 0 0, L_0x27c75c0;  1 drivers
v0x27c3040_0 .net *"_ivl_26", 0 0, L_0x27c7630;  1 drivers
v0x27c3120_0 .net *"_ivl_28", 0 0, L_0x27c7550;  1 drivers
v0x27c3200_0 .net *"_ivl_30", 0 0, L_0x27c7860;  1 drivers
v0x27c32e0_0 .net *"_ivl_32", 0 0, L_0x27c7960;  1 drivers
v0x27c33c0_0 .net *"_ivl_34", 0 0, L_0x27c7a20;  1 drivers
v0x27c34a0_0 .net *"_ivl_36", 0 0, L_0x27c7b80;  1 drivers
v0x27c3580_0 .net *"_ivl_38", 0 0, L_0x27c7c90;  1 drivers
v0x27c3770_0 .net *"_ivl_4", 0 0, L_0x27c6bf0;  1 drivers
v0x27c3850_0 .net *"_ivl_40", 0 0, L_0x27c7db0;  1 drivers
v0x27c3930_0 .net *"_ivl_42", 0 0, L_0x27c7e70;  1 drivers
v0x27c3a10_0 .net *"_ivl_44", 0 0, L_0x27c7fa0;  1 drivers
v0x27c3af0_0 .net *"_ivl_46", 0 0, L_0x27c80b0;  1 drivers
v0x27c3bd0_0 .net *"_ivl_48", 0 0, L_0x27c8290;  1 drivers
v0x27c3cb0_0 .net *"_ivl_50", 0 0, L_0x27c8300;  1 drivers
v0x27c3d90_0 .net *"_ivl_52", 0 0, L_0x27c84a0;  1 drivers
v0x27c3e70_0 .net *"_ivl_54", 0 0, L_0x27c8560;  1 drivers
v0x27c3f50_0 .net *"_ivl_56", 0 0, L_0x27c8760;  1 drivers
v0x27c4030_0 .net *"_ivl_58", 0 0, L_0x27c87d0;  1 drivers
v0x27c4110_0 .net *"_ivl_6", 0 0, L_0x27c6d00;  1 drivers
v0x27c41f0_0 .net *"_ivl_60", 0 0, L_0x27c8990;  1 drivers
v0x27c42d0_0 .net *"_ivl_62", 0 0, L_0x27c8a00;  1 drivers
v0x27c43b0_0 .net *"_ivl_64", 0 0, L_0x27c8c20;  1 drivers
v0x27c4490_0 .net *"_ivl_66", 0 0, L_0x27c8d30;  1 drivers
v0x27c4780_0 .net *"_ivl_68", 0 0, L_0x27c8ec0;  1 drivers
v0x27c4860_0 .net *"_ivl_8", 0 0, L_0x27c6eb0;  1 drivers
v0x27c4940_0 .net "f", 0 0, L_0x27c8f80;  alias, 1 drivers
v0x27c4a00_0 .net "x1", 0 0, v0x27c21f0_0;  alias, 1 drivers
v0x27c4aa0_0 .net "x2", 0 0, v0x27c2290_0;  alias, 1 drivers
v0x27c4b90_0 .net "x3", 0 0, v0x27c2380_0;  alias, 1 drivers
S_0x27c4d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2791490;
 .timescale -12 -12;
E_0x278c430 .event anyedge, v0x27c5730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c5730_0;
    %nor/r;
    %assign/vec4 v0x27c5730_0, 0;
    %wait E_0x278c430;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c17d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27c21f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c2290_0, 0;
    %assign/vec4 v0x27c2380_0, 0;
    %wait E_0x278bf70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27769f0;
    %load/vec4 v0x27c2380_0;
    %load/vec4 v0x27c2290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c21f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27c21f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c2290_0, 0;
    %assign/vec4 v0x27c2380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x278bf70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c1db0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278c1e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x27c21f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c2290_0, 0;
    %assign/vec4 v0x27c2380_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2791490;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c54b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c5730_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2791490;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c54b0_0;
    %inv;
    %store/vec4 v0x27c54b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2791490;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c1fb0_0, v0x27c5890_0, v0x27c5c00_0, v0x27c5b60_0, v0x27c5ac0_0, v0x27c55f0_0, v0x27c5550_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2791490;
T_7 ;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2791490;
T_8 ;
    %wait E_0x278c1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c5690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5690_0, 4, 32;
    %load/vec4 v0x27c57d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5690_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c5690_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5690_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27c55f0_0;
    %load/vec4 v0x27c55f0_0;
    %load/vec4 v0x27c5550_0;
    %xor;
    %load/vec4 v0x27c55f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5690_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27c5690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c5690_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/truthtable1/iter1/response3/top_module.sv";
