

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     180|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      37|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      37|     240|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln1503_fu_101_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln719_fu_135_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_117_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_91_p2             |     +    |      0|  0|  12|           3|           1|
    |sub_ln113_fu_156_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln111_fu_85_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln112_fu_111_p2   |   icmp   |      0|  0|   9|           3|           4|
    |lshr_ln1503_fu_166_p2  |   lshr   |      0|  0|  85|          32|          32|
    |state_V_d0             |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 180|          69|          67|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |i_0_reg_70        |   9|          2|    3|          6|
    |j_0_reg_59        |   9|          2|    3|          6|
    |state_V_address0  |  15|          3|    4|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  60|         12|   11|         29|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |i_0_reg_70               |  3|   0|    3|          0|
    |i_reg_209                |  3|   0|    3|          0|
    |j_0_reg_59               |  3|   0|    3|          0|
    |j_reg_191                |  3|   0|    3|          0|
    |roundKey_V_addr_reg_201  |  6|   0|    6|          0|
    |state_V_addr_reg_214     |  4|   0|    4|          0|
    |trunc_ln113_reg_219      |  2|   0|    2|          0|
    |trunc_ln1503_reg_183     |  6|   0|    6|          0|
    |zext_ln1503_reg_196      |  3|   0|    6|          3|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 37|   0|   40|          3|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    AddRoundKey    | return value |
|state_V_address0     | out |    4|  ap_memory |      state_V      |     array    |
|state_V_ce0          | out |    1|  ap_memory |      state_V      |     array    |
|state_V_we0          | out |    1|  ap_memory |      state_V      |     array    |
|state_V_d0           | out |    8|  ap_memory |      state_V      |     array    |
|state_V_q0           |  in |    8|  ap_memory |      state_V      |     array    |
|roundKey_V_address0  | out |    6|  ap_memory |     roundKey_V    |     array    |
|roundKey_V_ce0       | out |    1|  ap_memory |     roundKey_V    |     array    |
|roundKey_V_q0        |  in |   32|  ap_memory |     roundKey_V    |     array    |
|roundKey_V_offset    |  in |    8|   ap_none  | roundKey_V_offset |    scalar    |
+---------------------+-----+-----+------------+-------------------+--------------+

