

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Sun Jul 21 20:36:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1021_1  |  1555201|  1555201|         3|          1|          1|  1555200|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      58|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      58|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1021_fu_90_p2        |         +|   0|  0|  28|          21|           1|
    |icmp_ln1021_fu_84_p2       |      icmp|   0|  0|  28|          21|          21|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  60|          44|          25|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|   21|         42|
    |gmem0_blk_n_R                 |   9|          2|    1|          2|
    |indvar_fu_50                  |   9|          2|   21|         42|
    |ldata_blk_n                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   46|         92|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_123           |  32|   0|   32|          0|
    |indvar_fu_50                      |  21|   0|   21|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  58|   0|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|ldata_din             |  out|   32|     ap_fifo|                                     ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|                                     ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|                                     ldata|       pointer|
|sext_ln1021           |   in|   62|     ap_none|                               sext_ln1021|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 6 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1021_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln1021"   --->   Operation 7 'read' 'sext_ln1021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1021_cast = sext i62 %sext_ln1021_read"   --->   Operation 8 'sext' 'sext_ln1021_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_13, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %indvar"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_load = load i21 %indvar" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 13 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.22ns)   --->   "%icmp_ln1021 = icmp_eq  i21 %indvar_load, i21 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 14 'icmp' 'icmp_ln1021' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1555200, i64 1555200, i64 1555200"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.22ns)   --->   "%add_ln1021 = add i21 %indvar_load, i21 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 16 'add' 'add_ln1021' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1021 = br i1 %icmp_ln1021, void %for.inc.split, void %for.end10.exitStub" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 17 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1021 = store i21 %add_ln1021, i21 %indvar" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 18 'store' 'store_ln1021' <Predicate = (!icmp_ln1021)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln1021_cast" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 19 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026]   --->   Operation 20 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1021)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1024 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1024]   --->   Operation 21 'specpipeline' 'specpipeline_ln1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln1021 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 22 'specloopname' 'specloopname_ln1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.63ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ldata, i32 %gmem0_addr_read" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026]   --->   Operation 23 'write' 'write_ln1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1021 = br void %for.inc" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021]   --->   Operation 24 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1021]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar                (alloca           ) [ 0100]
sext_ln1021_read      (read             ) [ 0000]
sext_ln1021_cast      (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_load           (load             ) [ 0000]
icmp_ln1021           (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln1021            (add              ) [ 0000]
br_ln1021             (br               ) [ 0000]
store_ln1021          (store            ) [ 0000]
gmem0_addr            (getelementptr    ) [ 0000]
gmem0_addr_read       (read             ) [ 0101]
specpipeline_ln1024   (specpipeline     ) [ 0000]
specloopname_ln1021   (specloopname     ) [ 0000]
write_ln1026          (write            ) [ 0000]
br_ln1021             (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1021">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1021"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ldata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln1021_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="62" slack="0"/>
<pin id="56" dir="0" index="1" bw="62" slack="0"/>
<pin id="57" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1021_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="gmem0_addr_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln1026_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="1"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1026/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln1021_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="62" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1021_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="21" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="indvar_load_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="21" slack="0"/>
<pin id="83" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln1021_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="21" slack="0"/>
<pin id="86" dir="0" index="1" bw="21" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1021/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln1021_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="21" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1021/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln1021_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="21" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1021/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="gmem0_addr_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="1"/>
<pin id="104" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="indvar_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="21" slack="0"/>
<pin id="109" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="114" class="1005" name="sext_ln1021_cast_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1021_cast "/>
</bind>
</comp>

<comp id="119" class="1005" name="icmp_ln1021_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1021 "/>
</bind>
</comp>

<comp id="123" class="1005" name="gmem0_addr_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="101" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="110"><net_src comp="50" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="117"><net_src comp="72" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="122"><net_src comp="84" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: ldata | {3 }
 - Input state : 
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : gmem0 | {2 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : sext_ln1021 | {1 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : ldata | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_load : 1
		icmp_ln1021 : 2
		add_ln1021 : 2
		br_ln1021 : 3
		store_ln1021 : 3
	State 2
		gmem0_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1021_fu_84      |    0    |    28   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln1021_fu_90      |    0    |    28   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln1021_read_read_fu_54 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_60 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1026_write_fu_65  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln1021_cast_fu_72   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    56   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| gmem0_addr_read_reg_123|   32   |
|   icmp_ln1021_reg_119  |    1   |
|     indvar_reg_107     |   21   |
|sext_ln1021_cast_reg_114|   64   |
+------------------------+--------+
|          Total         |   118  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   118  |    -   |
+-----------+--------+--------+
|   Total   |   118  |   56   |
+-----------+--------+--------+
