# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 0.000512 2048 102 1330 17664 5.18323 3.57293 69.9984 104.72 183.589 183.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 6.4e-05 4096 205 3360 226304 96.916 55.5984 3759.06 1675.79 5587.53 5587.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 3.2e-05 2048 440 1270 549888 99.3703 56.1099 1742.75 1675.62 3574.02 3574.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 6.4e-05 4096 320 2170 287104 46.3082 55.5844 2723.94 1679.2 4505.12 4505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 6.4e-05 512 115 470 188416 23.0959 6.70602 58.439 208.975 297.46 297.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1230 0.000128 2048 130 760 144384 11.6015 14.4055 442.269 421.184 889.537 889.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000128 2048 110 940 143360 17.7826 14.422 298.489 419.26 750.056 750.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 3.2e-05 512 130 250 569344 25.7532 13.3556 93.3512 419.144 551.798 551.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 6.4e-05 1024 50 680 184320 41.9562 15.0543 160.224 417.733 635.188 635.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 16 10 1220 3.2e-05 4096 160 8910 566784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 0.000512 2048 102 1330 17856 5.12278 3.56954 79.241 104.722 192.767 192.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 6.4e-05 4096 205 3360 225792 97.2677 55.7179 4289.74 1676.16 6119.03 6119.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 3.2e-05 2048 440 1270 549504 99.5041 56.1085 1981.85 1675.98 3813.61 3813.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 6.4e-05 4096 320 2170 287136 46.4183 55.715 3090 1676.91 4869.12 4869.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 6.4e-05 512 115 470 184320 22.5605 6.57827 66.0191 204.302 299.699 299.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000128 2048 130 760 144288 11.594 14.3507 255.211 419.395 700.625 700.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000128 2048 110 940 143136 17.825 14.3609 337.853 419.416 789.559 789.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 3.2e-05 512 130 250 569088 25.7758 13.3816 105.295 419.19 563.827 563.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 6.4e-05 1024 50 680 179712 42.0942 13.3962 177.379 414.561 647.643 647.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 18 10 1220 3.2e-05 4096 160 8910 566208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 0.000512 2048 102 1330 17600 5.07763 3.55098 80.5513 104.333 193.623 193.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 6.4e-05 4096 205 3360 225920 96.9874 55.6732 4473.35 1677.22 6303.37 6303.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 3.2e-05 2048 440 1270 550400 99.0735 56.0463 2072.5 1677.01 3904.8 3904.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 6.4e-05 4096 320 2170 287040 46.2889 55.6605 3217.59 1677.19 4996.81 4996.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 6.4e-05 512 115 470 184320 22.9309 6.62528 69.3946 206.409 305.601 305.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000128 2048 130 760 144320 11.5774 14.3649 266.921 419.619 712.556 712.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000128 2048 110 940 143360 17.772 14.3542 353.717 419.591 805.535 805.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 3.2e-05 512 130 250 568320 25.8135 13.3727 110.142 419.507 569.021 569.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 6.4e-05 1024 50 680 184320 42.1487 13.5172 191.099 419.459 666.44 666.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 3.2e-05 4096 160 8910 566400 225.78 134.437 29829.9 3986.72 34177.3 34177.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 0.000512 2048 102 1330 17664 5.08957 3.57258 76.838 104.446 190.068 190.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 6.4e-05 4096 205 3360 225792 96.7675 55.5972 4179.73 1672.94 6005.19 6005.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 3.2e-05 2048 440 1270 548352 99.1805 55.9247 1931.15 1672.7 3759.14 3759.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 6.4e-05 4096 320 2170 287232 46.2152 55.585 3006.1 1676.06 4784.05 4784.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 6.4e-05 512 115 470 184320 22.898 6.61507 64.6439 206.224 300.624 300.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000128 2048 130 760 144192 11.5446 14.4892 249.124 419.1 694.333 694.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000128 2048 110 940 142848 17.7347 14.3418 329.481 418.549 780.21 780.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 3.2e-05 512 130 250 568320 25.6947 13.344 102.715 418.382 560.32 560.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 6.4e-05 1024 50 680 178176 41.8653 13.3164 172.39 412.212 640.002 640.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 3.2e-05 4096 160 8910 566016 225.631 134.323 27772 3977 32109.4 32109.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 0.000512 2048 102 1330 17600 5.12989 3.56557 78.2033 104.498 191.512 191.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 6.4e-05 4096 205 3360 225600 97.3465 55.7527 4221.36 1674.01 6048.62 6048.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 3.2e-05 2048 440 1270 548800 99.6633 56.1216 1953.48 1674.57 3784 3784.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 6.4e-05 4096 320 2170 287200 46.5102 55.7361 3042.88 1680.42 4825.61 4825.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 6.4e-05 512 115 470 179200 23.4502 6.63552 63.4628 209.043 302.831 303.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000128 2048 130 760 144200 11.6371 14.3705 251.712 418.874 696.667 696.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000128 2048 110 940 143200 17.8628 14.4165 333.962 418.822 785.165 785.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 3.2e-05 512 130 250 566400 25.9527 13.3878 103.669 418.771 561.963 562.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 6.4e-05 1024 50 680 179200 41.8813 13.4722 175.552 412.225 643.351 643.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 3.2e-05 4096 160 8910 566400 227.127 134.992 28177.7 3979.79 32520 32520.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 0.000512 2048 102 1330 17472 5.07802 3.51814 79.5347 103.904 192.146 192.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 6.4e-05 4096 205 3360 225792 96.99 55.6683 4313.59 1674.64 6141.04 6141.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 3.2e-05 2048 440 1270 548352 99.2007 56.1566 2001.3 1675.18 3832.02 3832.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 6.4e-05 4096 320 2170 286944 46.273 55.6544 3102.42 1682.24 4886.67 4886.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 6.4e-05 512 115 470 172032 23.2744 6.56637 62.8579 202.315 295.258 295.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000128 2048 130 760 144256 11.5739 14.3523 257.961 421.658 705.626 705.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000128 2048 110 940 142912 17.7572 14.3837 342.398 428.246 802.896 803.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 3.2e-05 512 130 250 566272 25.8238 13.3559 106.68 418.937 564.982 565.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 6.4e-05 1024 50 680 179200 42.0004 15.3779 180.448 414.011 652.054 652.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 3.2e-05 4096 160 8910 566272 225.57 134.461 28647.6 3980.45 32988.5 32988.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 0.000512 2048 102 1330 17760 5.14566 3.57786 80.9882 104.95 194.775 194.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 6.4e-05 4096 205 3360 225600 97.336 55.7199 4346.27 1675.54 6175.01 6175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 3.2e-05 2048 440 1270 549120 99.4952 56.1251 2018.29 1676.5 3850.58 3850.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 6.4e-05 4096 320 2170 287040 46.4035 55.7036 3130.87 1681.76 4914.82 4914.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 6.4e-05 512 115 470 184320 22.9756 6.63107 67.7923 208.442 306.084 306.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000128 2048 130 760 144240 11.5835 14.4486 259.117 419.26 704.482 704.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000128 2048 110 940 143040 17.8314 14.3606 343.627 419.211 795.127 795.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 3.2e-05 512 130 250 564480 25.8521 13.3543 106.734 417.725 563.849 564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 6.4e-05 1024 50 680 176640 42.3377 13.3468 178.116 412.596 646.612 646.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 3.2e-05 4096 160 8910 565440 226.412 134.708 28912.8 3980.83 33255.2 33255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 0.000512 2048 102 1330 17408 5.14448 3.59258 77.1608 104.862 190.87 190.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 6.4e-05 4096 205 3360 226304 96.8175 55.593 4220.25 1675.76 6048.56 6048.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 3.2e-05 2048 440 1270 548864 99.3555 56.0128 1951.34 1675.32 3782.19 3782.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 6.4e-05 4096 320 2170 286976 46.2534 55.5851 3030.43 1675.63 4807.98 4808.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 6.4e-05 512 115 470 180224 23.8514 6.70323 64.1908 208.963 303.952 304.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000128 2048 130 760 144128 11.5537 14.3585 251.241 418.64 695.865 695.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000128 2048 110 940 142848 17.7264 14.3269 331.867 417.885 781.908 782.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 3.2e-05 512 130 250 565248 25.7698 13.3218 103.626 417.747 560.651 560.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 6.4e-05 1024 50 680 180224 42.5765 13.9453 176.159 420.24 653.138 653.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 3.2e-05 4096 160 8910 566272 225.785 134.508 28020.2 3978.48 32359.4 32359.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 0.000512 2048 102 1330 16896 5.09136 3.52867 76.6915 103.686 189.111 189.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 6.4e-05 4096 205 3360 225792 96.9115 55.5996 4253.75 1673.66 6080.07 6080.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 3.2e-05 2048 440 1270 546816 99.3875 56.0824 1956.83 1673.15 3785.62 3785.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 6.4e-05 4096 320 2170 286848 46.2567 55.6032 3056.39 1675.69 4834.02 4834.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 6.4e-05 512 115 470 172032 22.481 6.53238 61.7384 198.069 289.065 289.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000128 2048 130 760 144000 11.5399 14.396 252.339 418.886 697.23 697.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000128 2048 110 940 142848 17.7579 14.3564 335.316 418.784 786.314 786.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 3.2e-05 512 130 250 565248 25.4999 13.2813 104.087 416.432 559.484 559.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 6.4e-05 1024 50 680 172032 42.8972 13.3221 169.495 412.398 638.329 638.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 3.2e-05 4096 160 8910 565248 225.801 134.315 28217.2 3974.97 32552.7 32553.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 0.000512 2048 102 1330 16800 5.09402 3.51818 79.4223 103.69 191.835 191.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 6.4e-05 4096 205 3360 225600 97.2123 55.7076 4514.55 1674.53 6342.14 6342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 3.2e-05 2048 440 1270 547200 99.6856 56.1254 2083.38 1673.99 3913.34 3913.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 6.4e-05 4096 320 2170 286800 46.3908 55.6959 3238.67 1674.49 5015.33 5015.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 6.4e-05 512 115 470 179200 23.4277 6.62902 69.0619 206.383 305.733 305.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000128 2048 130 760 144000 11.5992 14.3761 269.771 419.119 714.936 715.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000128 2048 110 940 143200 17.8389 14.3783 357.933 419.004 809.254 809.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 3.2e-05 512 130 250 563200 25.7538 13.314 111.246 416.645 567.147 567.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 6.4e-05 1024 50 680 179200 41.8913 13.3509 187.953 412.363 655.77 655.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 3.2e-05 4096 160 8910 564800 227.102 134.954 30089.3 3986.81 34438.6 34438.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 0.000512 2048 102 1330 16384 5.03187 3.47446 86.3228 102.564 197.504 197.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 6.4e-05 4096 205 3360 225280 96.7241 55.5602 5293.66 1672.66 7118.75 7118.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 3.2e-05 2048 440 1270 544768 99.407 55.8428 2440.26 1671.98 4267.65 4267.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 6.4e-05 4096 320 2170 286208 46.2356 55.5799 3805.53 1675.44 5582.87 5582.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 6.4e-05 512 115 470 163840 23.2891 6.5351 74.1818 198.282 302.527 302.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000128 2048 130 760 143872 11.5425 14.338 316.51 418.737 761.198 761.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000128 2048 110 940 142336 17.7664 14.3667 418.864 418.683 869.78 869.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 3.2e-05 512 130 250 565248 25.7908 13.3279 131.718 418.194 589.216 589.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 6.4e-05 1024 50 680 180224 42.5689 13.4889 222.952 424.764 703.995 704.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 3.2e-05 4096 160 8910 565248 226.485 134.902 35087.1 3995.83 39444.7 39445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 0.000512 2048 102 1335 17664 5.10854 3.57606 108.82 104.597 222.213 222.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 810 6.4e-05 4096 205 3360 225792 96.9681 55.5807 3688.82 1674.94 5516.44 5516.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 3.2e-05 2048 440 1275 549376 99.5438 56.0152 1893.5 1675.97 3725.19 3725.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 6.4e-05 4096 320 2175 287168 46.3244 55.5807 5094.56 1680.58 6877.12 6877.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 520 6.4e-05 512 115 480 188416 23.0851 6.70902 58.1398 208.87 297.047 297.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000128 2048 130 765 144256 11.6116 14.3466 429.101 418.94 874.075 874.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1090 0.000128 2048 110 945 143360 17.8214 14.3383 558.044 418.982 1009.29 1009.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1140 3.2e-05 512 130 255 567296 26.0119 13.3533 169.753 418.921 628.232 628.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 330 6.4e-05 1024 50 690 182272 42.3137 13.5192 174.621 417.517 648.19 648.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 3.2e-05 4096 160 8910 566784 225.669 134.298 24578.7 3975.14 28914.2 28914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 0.000512 2048 102 1335 17600 5.13322 3.56755 68.537 104.567 181.916 182.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 6.4e-05 4096 205 3360 225600 97.4562 55.7158 3714.37 1675.52 5543.21 5543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 3.2e-05 2048 440 1275 549120 99.8115 56.1895 1723.13 1675.48 3554.78 3554.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 6.4e-05 4096 320 2175 287120 46.4785 55.7148 2687.01 1675.93 4465.22 4465.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 520 6.4e-05 512 115 480 189440 23.1607 6.73008 59.373 209.634 299.138 299.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1230 0.000128 2048 130 765 144240 11.6546 14.422 456.118 419.094 901.36 901.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000128 2048 110 945 143360 17.8621 14.3667 296.95 419.107 748.386 748.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 3.2e-05 512 130 255 567040 26.0615 13.3897 176.655 419.093 635.388 635.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 6.4e-05 1024 50 690 184320 42.2537 13.5216 160.684 419.037 635.718 635.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 3.2e-05 4096 160 8910 566720 226.915 134.698 24748.6 3978.47 29089.1 29089.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 0.000512 2048 102 1335 17664 5.16483 3.57648 69.4406 104.836 183.132 183.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 6.4e-05 4096 205 3360 225408 97.0939 55.6508 3700.79 1674.81 5528.49 5528.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 3.2e-05 2048 440 1275 549120 99.6257 56.0817 1709.49 1676.03 3541.4 3541.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 6.4e-05 4096 320 2175 287136 46.3135 55.6481 2677.87 1675.81 4455.73 4455.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 6.4e-05 512 115 480 184320 22.9365 6.62534 57.3624 206.2 293.37 293.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1230 0.000128 2048 130 765 144288 11.6344 14.409 440.936 419.241 886.295 886.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000128 2048 110 945 143232 17.7867 14.3503 292.151 418.981 743.366 743.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 3.2e-05 512 130 255 565248 25.9441 13.3597 92.0695 418.361 549.919 550.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 6.4e-05 1024 50 690 181248 42.1551 13.4554 156.406 416.289 628.523 628.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 3.2e-05 4096 160 8910 566400 226.266 134.563 24673 3984.9 29019.2 29019.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 0.000512 2048 102 1335 17696 5.16534 3.57798 70.3332 104.942 184.13 184.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 6.4e-05 4096 205 3360 225792 97.3885 55.703 3776.26 1676.56 5606.06 5606.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 3.2e-05 2048 440 1275 549248 99.7712 56.1092 1757.85 1676.42 3590.31 3590.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 6.4e-05 4096 320 2175 287056 46.4466 55.6934 2739.13 1677.14 4518.49 4518.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 6.4e-05 512 115 480 179200 23.5997 6.64371 57.4644 207.062 295.006 295.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000128 2048 130 765 144144 11.616 14.4323 230.451 419.393 675.965 676.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000128 2048 110 945 143360 17.8433 14.3922 301.561 419.328 753.228 753.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 3.2e-05 512 130 255 566272 25.932 13.3737 95.6325 418.833 553.956 554.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 6.4e-05 1024 50 690 182784 42.4266 13.5175 162.17 418.696 637.029 637.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 3.2e-05 4096 160 8910 566272 226.607 134.575 25138.2 3979.18 29479 29479.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 0.000512 2048 102 1335 17664 5.12064 3.58122 72.7486 104.797 186.356 186.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 6.4e-05 4096 205 3360 225792 97.0356 55.6023 3854.82 1676.96 5684.56 5684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 3.2e-05 2048 440 1275 548864 99.4695 56.0496 1797.76 1676.81 3630.25 3630.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 6.4e-05 4096 320 2175 286976 46.2684 55.5991 2800.29 1690.07 4592.31 4592.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 6.4e-05 512 115 480 188416 23.079 6.70925 61.3106 209.121 300.47 300.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000128 2048 130 765 144256 11.5712 14.4507 234.105 428.685 688.888 688.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000128 2048 110 945 143360 17.7742 14.3955 308.83 419.431 767.873 767.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 3.2e-05 512 130 255 567296 25.85 13.3579 98.126 430.671 568.195 568.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 6.4e-05 1024 50 690 180224 42.586 13.4906 163.272 418.019 637.59 637.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 3.2e-05 4096 160 8910 566272 225.985 134.512 24922.7 3981.63 29265.2 29265.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 0.000512 2048 102 1335 17568 5.13629 3.56566 79.1279 104.617 192.558 192.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 6.4e-05 4096 205 3360 225216 97.3348 55.6892 4347.93 1674.5 6175.6 6175.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 3.2e-05 2048 440 1275 548352 99.6125 56.0754 2021.69 1674.3 3851.84 3851.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 6.4e-05 4096 320 2175 286992 46.4059 55.6974 3140.81 1675.24 4918.23 4918.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 6.4e-05 512 115 480 175104 23.4532 6.58035 65.8801 213.978 310.133 310.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000128 2048 130 765 144144 11.5801 14.4052 262.508 434.259 722.83 722.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000128 2048 110 945 143136 17.8135 14.4402 345.852 418.829 797.037 797.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 3.2e-05 512 130 255 566784 25.9192 13.3812 110.315 437.512 587.314 587.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 6.4e-05 1024 50 690 179712 42.0748 13.39 184.809 414.154 654.652 654.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 3.2e-05 4096 160 8910 566208 226.496 134.635 28966.2 3985.7 33313.4 33313.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 0.000512 2048 102 1335 17280 5.08938 3.55136 77.3788 104.204 190.335 190.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 6.4e-05 4096 205 3360 225280 97.1775 55.6646 4245.66 1675.18 6073.83 6073.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 3.2e-05 2048 440 1275 549120 99.3068 56.1176 1979.88 1675.8 3811.28 3811.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 6.4e-05 4096 320 2175 287040 46.2544 55.6693 3062.15 1678.77 4842.92 4843.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 6.4e-05 512 115 480 184320 22.9233 6.63114 67.6513 207.918 305.366 305.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000128 2048 130 765 144160 11.5684 14.3642 256.883 418.999 701.885 701.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000128 2048 110 945 143360 17.7843 14.3626 339.874 419.083 791.208 791.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 3.2e-05 512 130 255 565760 25.9125 13.3714 107.291 419.086 565.846 565.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 6.4e-05 1024 50 690 184320 42.1646 13.5989 185.288 418.956 660.222 660.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 3.2e-05 4096 160 8910 566400 225.828 134.41 28210.9 3975.81 32547.3 32547.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 0.000512 2048 102 1335 17280 5.09238 3.56762 80.5948 104.448 193.814 193.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 6.4e-05 4096 205 3360 225024 96.7838 55.6167 4514.6 1672.98 6340.11 6340.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 3.2e-05 2048 440 1275 548352 99.0104 55.9676 2103.86 1672.72 3931.72 3931.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 6.4e-05 4096 320 2175 287040 46.1783 55.595 3257.78 1676.04 5035.67 5035.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 6.4e-05 512 115 480 184320 22.8883 6.61725 72.572 206.317 308.636 308.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000128 2048 130 765 144192 11.5425 14.3586 273.245 419.128 718.348 718.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000128 2048 110 945 142848 17.7193 14.3299 359.46 418.55 810.16 810.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 3.2e-05 512 130 255 565248 25.8239 13.3381 115.063 418.382 572.796 572.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 6.4e-05 1024 50 690 178176 41.8596 14.1495 190.948 412.223 659.398 659.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 3.2e-05 4096 160 8910 566016 225.426 134.304 29973.2 3977.21 34310.6 34311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 0.000512 2048 102 1335 17200 5.1336 3.56704 81.8735 104.599 195.283 195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 6.4e-05 4096 205 3360 224800 97.5023 55.7383 4472.45 1675.66 6301.5 6301.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 3.2e-05 2048 440 1275 547200 99.6436 56.1365 2083.35 1675.39 3914.69 3914.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 6.4e-05 4096 320 2175 287000 46.4998 55.7445 3236.69 1677.78 5016.79 5016.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 6.4e-05 512 115 480 179200 23.4266 6.64013 70.041 206.519 306.868 307.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000128 2048 130 765 144000 11.6144 14.3744 270.691 419.292 716.047 716.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000128 2048 110 945 143200 17.8631 14.3749 357.657 419.163 809.164 809.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 3.2e-05 512 130 255 566400 25.9211 13.3878 114.716 419.156 573.366 573.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 6.4e-05 1024 50 690 179200 41.8637 13.3548 191.1 412.685 659.224 659.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 3.2e-05 4096 160 8910 566400 226.984 134.983 29881.9 3990.37 34234.7 34235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 0.000512 2048 102 1335 17024 5.0767 3.52003 80.9506 103.882 193.538 193.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 6.4e-05 4096 205 3360 224896 97.073 55.6502 4517.83 1674.29 6344.99 6345.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 3.2e-05 2048 440 1275 548352 99.1715 56.016 2105.54 1674.11 3935 3935.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 6.4e-05 4096 320 2175 286944 46.2641 55.6467 3266.14 1676.67 5044.81 5044.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 6.4e-05 512 115 480 172032 23.2723 6.56704 67.7537 211.565 309.404 309.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000128 2048 130 765 144032 11.5689 14.3543 273.062 433.385 743.138 743.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000128 2048 110 945 142912 17.7591 14.3702 359.342 432.484 824.056 824.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 3.2e-05 512 130 255 566272 25.8102 13.354 114.947 434.92 589.211 589.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 6.4e-05 1024 50 690 179200 41.9838 13.3722 191.818 413.928 661.319 661.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 3.2e-05 4096 160 8910 566272 225.54 134.455 30093.8 3979.67 34433.9 34434.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 0.000512 2048 102 1335 17280 5.14602 3.58067 81.4302 104.847 195.114 195.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 6.4e-05 4096 205 3360 224640 97.3631 55.7068 4456.04 1675.32 6284.58 6284.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 3.2e-05 2048 440 1275 547200 99.6553 56.0705 2067.02 1675.06 3897.97 3898.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 6.4e-05 4096 320 2175 286800 46.4141 55.7069 3226.95 1676.65 5005.8 5005.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 6.4e-05 512 115 480 184320 22.963 6.63347 71.2299 206.462 307.53 307.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000128 2048 130 765 144000 11.6001 14.3647 268.97 419.106 714.118 714.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000128 2048 110 945 143040 17.8267 14.3702 354.541 419.134 805.978 806.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 3.2e-05 512 130 255 564480 25.8314 13.3489 112.405 417.72 569.491 569.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 6.4e-05 1024 50 690 176640 42.3119 13.527 185.576 412.547 654.186 654.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 3.2e-05 4096 160 8910 565440 226.337 134.731 29747.3 3980.37 34089.2 34089.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 0.000512 2048 102 1335 17408 5.14339 3.58822 78.4298 104.964 192.24 192.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 6.4e-05 4096 205 3360 225280 97.0773 55.5909 4282.62 1677.29 6112.73 6112.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 3.2e-05 2048 440 1275 548864 99.1769 56.0722 1986.9 1676.96 3819.28 3819.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 6.4e-05 4096 320 2175 286976 46.2397 55.579 3095.4 1677.33 4874.64 4874.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 6.4e-05 512 115 480 180224 23.849 6.70925 66.6695 209.172 306.639 306.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000128 2048 130 765 143872 11.5539 14.3414 257.526 421.749 705.247 705.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000128 2048 110 945 142848 17.7348 14.3399 339.427 418.289 789.895 790
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 3.2e-05 512 130 255 565248 25.7702 13.3325 107.743 418.184 565.214 565.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 6.4e-05 1024 50 690 180224 42.563 14.5074 181.337 418.108 656.729 656.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 3.2e-05 4096 160 8910 566272 225.67 134.521 28517 4016.26 32893.9 32894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 0.000512 2048 102 1335 16896 5.07392 3.52474 84.2168 103.763 196.688 196.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 6.4e-05 4096 205 3360 224256 97.1526 55.5988 4941.05 1674.9 6768.84 6768.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 3.2e-05 2048 440 1275 546816 99.3026 55.9 2300.46 1676.3 4132.13 4132.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 6.4e-05 4096 320 2175 286848 46.2185 55.5909 3573.44 1680.96 5356.29 5356.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 6.4e-05 512 115 480 172032 22.4348 7.77421 74.3027 198.305 303.062 303.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000128 2048 130 765 144000 11.5343 14.3325 300.927 419.148 746.019 746.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000128 2048 110 945 142848 17.7415 14.4511 396.467 419.15 847.91 848.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 3.2e-05 512 130 255 559104 25.9016 13.2798 125.404 416.737 581.51 581.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 6.4e-05 1024 50 690 172032 42.911 13.6449 203.282 412.829 672.884 673.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 3.2e-05 4096 160 8910 565248 225.597 134.352 32778.8 3977.95 37117.1 37117.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 0.000512 2048 102 1335 16800 5.09053 3.51632 85.1546 103.796 197.668 197.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 6.4e-05 4096 205 3360 224000 97.4031 55.7036 4978.26 1676.19 6807.7 6807.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 3.2e-05 2048 440 1275 547200 99.6292 56.1107 2305.19 1675.66 4136.76 4136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 6.4e-05 4096 320 2175 286400 46.3878 55.721 3595.65 1676.15 5373.99 5374.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 6.4e-05 512 115 480 179200 23.4411 6.63136 78.2026 206.496 315.008 315.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000128 2048 130 765 144000 11.6101 14.3916 303.338 419.473 748.887 748.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000128 2048 110 945 143200 17.8358 14.3609 396.97 419.546 848.817 848.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 3.2e-05 512 130 255 563200 25.7606 13.3161 127.129 416.966 583.361 583.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 6.4e-05 1024 50 690 179200 41.8772 13.3441 211.066 412.76 679.262 679.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 3.2e-05 4096 160 8910 564800 227.001 134.978 33216.2 3989.52 37568.1 37568.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 0.000512 2048 102 1335 16384 5.0488 3.46726 79.1662 102.568 190.363 190.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 6.4e-05 4096 205 3360 223232 97.0901 55.5766 4534.85 1672.67 6360.33 6360.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 3.2e-05 2048 440 1275 544768 99.4235 55.9145 2109.06 1671.98 3936.55 3936.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 6.4e-05 4096 320 2175 286208 46.252 55.5918 3294.88 1675.39 5072.2 5072.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 6.4e-05 512 115 480 163840 23.289 6.53165 65.3554 198.282 293.691 293.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000128 2048 130 765 143360 11.5384 14.3807 275.17 423.018 724.183 724.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000128 2048 110 945 142336 17.7773 14.4057 362.163 423.46 822.196 822.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 3.2e-05 512 130 255 565248 25.7791 13.3283 115.848 435.151 590.289 590.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 6.4e-05 1024 50 690 180224 42.5847 13.6825 194.559 420.671 671.712 671.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 3.2e-05 4096 160 8910 565248 226.529 134.886 30314.6 4017.77 34694.2 34694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 0.000512 2048 102 1340 17664 5.2889 3.57734 65.6353 104.711 179.325 179.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 6.4e-05 4096 205 3360 225792 96.9671 55.5888 3468.89 1676.79 5298.38 5298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1840 3.2e-05 2048 440 1280 548352 99.6624 55.9901 1820.15 1676.71 3652.68 3652.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 6.4e-05 4096 320 2180 287232 46.3524 55.588 4678.34 1677.46 6457.81 6457.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 520 6.4e-05 512 115 480 188416 23.0781 6.70976 55.3804 209.102 294.514 294.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000128 2048 130 760 144384 11.5885 14.407 417.432 430.681 874.183 874.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000128 2048 110 940 142976 17.8251 14.4255 498.014 419.413 949.783 949.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1140 3.2e-05 512 130 260 565248 26.0633 13.3571 167.939 419.416 626.966 627.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 330 6.4e-05 1024 50 680 180224 42.581 13.4849 161.559 417.977 635.819 635.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 3.2e-05 4096 160 8920 566784 225.582 134.371 23156.6 3979.49 27496.4 27496.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 0.000512 2048 102 1340 17600 5.14717 3.5703 72.9796 104.576 186.382 186.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 6.4e-05 4096 205 3360 225920 97.3594 55.7179 3902.4 1675.68 5731.3 5731.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 3.2e-05 2048 440 1280 547840 99.8043 56.1405 1827.05 1675.65 3658.81 3658.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 6.4e-05 4096 320 2180 287120 46.4522 55.6955 2830.55 1676.14 4608.92 4609.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 6.4e-05 512 115 480 189440 23.1672 6.73002 63.4781 209.726 303.346 303.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1230 0.000128 2048 130 760 144400 11.6423 14.4017 462.131 419.176 907.422 907.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000128 2048 110 940 142880 17.8569 14.3718 311.691 419.164 763.184 763.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 3.2e-05 512 130 260 565760 26.0736 13.3824 182.509 419.04 641.195 641.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 6.4e-05 1024 50 680 181760 42.6296 13.5346 165.577 419.078 641.038 641.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 3.2e-05 4096 160 8920 566720 226.858 134.797 26049.9 3978.59 30390.6 30390.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 0.000512 2048 102 1340 17664 5.15859 3.5761 68.8251 104.926 182.596 182.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 6.4e-05 4096 205 3360 225792 96.9654 55.6589 3625.54 1676.17 5454.48 5454.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 3.2e-05 2048 440 1280 547584 99.7545 56.0864 1699.03 1676.04 3531.09 3531.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 6.4e-05 4096 320 2180 287136 46.3097 55.6769 2620.91 1677.37 4400.36 4400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 6.4e-05 512 115 480 184320 22.93 6.6216 57.3393 206.365 293.498 293.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1230 0.000128 2048 130 760 144384 11.6195 14.3746 406.627 419.58 852.277 852.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000128 2048 110 940 142848 17.7912 14.3653 290.307 419.288 741.857 741.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 3.2e-05 512 130 260 563712 26.008 13.3716 90.8884 418.798 549.252 549.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 6.4e-05 1024 50 680 178176 42.6832 13.4774 150.944 418.773 626.097 626.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 3.2e-05 4096 160 8920 566400 226.042 134.675 24190.4 3981.98 28533.5 28533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 0.000512 2048 102 1340 17696 5.28954 3.5799 70.5844 104.833 184.4 184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 6.4e-05 4096 205 3360 225792 97.3174 55.6933 3678.66 1674.75 5506.57 5506.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 3.2e-05 2048 440 1280 547456 99.8864 56.1093 1725.62 1674.66 3556.45 3556.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 6.4e-05 4096 320 2180 287056 46.4494 55.705 2680.28 1675.32 4457.84 4457.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 6.4e-05 512 115 480 186368 22.918 6.64912 59.2532 206.839 295.897 296.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000128 2048 130 760 144368 11.6095 14.3585 224.103 418.995 669.139 669.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000128 2048 110 940 142912 17.8608 14.3751 295.901 418.881 747.123 747.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 3.2e-05 512 130 260 564480 26.0029 13.3771 94.1015 418.384 552.052 552.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 6.4e-05 1024 50 680 179200 43.0495 14.1619 154.556 418.248 630.237 630.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 3.2e-05 4096 160 8920 566272 226.956 134.668 24516.8 3975.08 28853.9 28854.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 0.000512 2048 102 1340 17664 5.12966 3.58237 71.0935 104.704 184.622 184.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 6.4e-05 4096 205 3360 225792 96.9806 55.5889 3716.93 1675.51 5545.16 5545.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 3.2e-05 2048 440 1280 547840 99.4459 56.0068 1756.69 1675.35 3587.66 3587.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 6.4e-05 4096 320 2180 287104 46.2708 55.6012 2711.97 1675.5 4489.43 4489.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 6.4e-05 512 115 480 188416 23.0752 6.70499 60.1628 209.012 299.196 299.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000128 2048 130 760 144384 11.5569 14.3391 225.926 419.194 671.089 671.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000128 2048 110 940 142848 17.793 14.3544 298.603 419.069 749.92 750.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 3.2e-05 512 130 260 565248 25.9229 13.3591 95.2646 418.986 553.719 553.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 6.4e-05 1024 50 680 180224 42.5486 13.486 157.486 417.667 631.404 631.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 3.2e-05 4096 160 8920 566272 225.91 134.5 24101.1 3977.89 28439.8 28440.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 0.000512 2048 102 1340 17568 5.12614 3.56688 83.9727 104.659 197.434 197.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 6.4e-05 4096 205 3360 225792 97.216 55.7056 4554.27 1675.12 6382.47 6382.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 3.2e-05 2048 440 1280 547200 99.6982 56.0644 2135.68 1674.95 3966.57 3966.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 6.4e-05 4096 320 2180 286992 46.4054 55.7097 3285.98 1675.88 5064.06 5064.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 6.4e-05 512 115 480 175104 23.4396 6.58154 69.4807 204.18 303.927 304.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000128 2048 130 760 144288 11.5788 14.3585 273.783 419.123 718.921 719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000128 2048 110 940 142848 17.8218 14.3677 364.58 419.084 815.959 816.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 3.2e-05 512 130 260 564480 26.021 13.3816 116.338 418.974 574.907 575.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 6.4e-05 1024 50 680 175104 42.8198 13.5475 188.026 414.304 658.92 659.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 3.2e-05 4096 160 8920 566208 226.39 134.63 30322.6 3982.09 34666.2 34666.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 0.000512 2048 102 1340 17280 5.25437 3.54038 62.1515 104.062 175.122 175.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 6.4e-05 4096 205 3360 225792 96.9158 55.6605 3164.84 1675.29 4992.85 4992.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 3.2e-05 2048 440 1280 546048 99.7101 56.0392 1481.9 1675.76 3313.58 3313.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 6.4e-05 4096 320 2180 286848 46.2147 55.6404 2277 1675.26 4054.2 4054.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 6.4e-05 512 115 480 165888 23.0735 6.53978 45.9968 198.014 273.867 274.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000128 2048 130 760 144288 11.5563 14.3929 190.928 419.197 636.148 636.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000128 2048 110 940 142848 17.7921 14.4393 254.274 419.247 705.852 705.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 3.2e-05 512 130 260 562176 25.9231 14.1172 81.2476 417.389 538.865 539.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 330 6.4e-05 1024 50 680 165888 43.2001 13.2583 124.392 411.245 592.311 592.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 3.2e-05 4096 160 8920 565632 226.169 134.866 20948 3981.97 25291.4 25291.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 0.000512 2048 102 1340 17280 5.0936 3.54714 81.0901 104.236 194.078 194.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 6.4e-05 4096 205 3360 225920 96.978 55.6709 4413.46 1675.81 6242.07 6242.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 3.2e-05 2048 440 1280 547840 99.4104 56.1213 2066.04 1676.32 3898.06 3898.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 6.4e-05 4096 320 2180 287040 46.2623 55.6646 3187.89 1679.71 4969.61 4969.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 6.4e-05 512 115 480 184320 22.9319 6.62554 70.5547 206.214 306.571 306.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000128 2048 130 760 144320 11.5627 14.377 262.986 419.313 708.315 708.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000128 2048 110 940 142720 17.8029 14.6002 351.36 419.313 803.184 803.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 3.2e-05 512 130 260 565760 25.879 13.3641 111.968 419.179 570.583 570.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 6.4e-05 1024 50 680 179200 42.9588 13.5123 184.578 419.058 660.33 660.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 3.2e-05 4096 160 8920 566400 225.816 134.616 29471 3976.9 33808.7 33809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 0.000512 2048 102 1340 16640 5.2511 3.52182 59.8335 103.666 172.389 172.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 6.4e-05 4096 205 3360 225280 96.9037 55.5909 3072.22 1677.3 4902.16 4902.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 3.2e-05 2048 440 1280 547840 99.0977 56.1302 1441.23 1677.76 3274.38 3274.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 6.4e-05 4096 320 2180 287040 46.17 55.5889 2222.15 1689.65 4013.63 4013.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 6.4e-05 512 115 480 184320 22.8943 6.61914 49.6934 217.372 296.82 296.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000128 2048 130 760 144000 11.5318 14.3521 183.985 418.78 628.723 628.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000128 2048 110 940 142080 17.6875 14.377 244.859 417.936 694.965 695.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 3.2e-05 512 130 260 563200 25.9927 13.3476 78.5727 419.369 537.468 537.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 6.4e-05 1024 50 680 174080 42.6062 13.8477 126.671 412.611 595.952 596.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 3.2e-05 4096 160 8920 565760 225.494 134.67 20446.3 4019.49 24826.4 24826.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 0.000512 2048 102 1340 17280 5.10016 3.56557 77.1005 104.449 190.33 190.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 6.4e-05 4096 205 3360 225024 96.7765 55.5958 4132 1672.95 5957.47 5957.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 3.2e-05 2048 440 1280 546816 99.1444 55.9821 1935.37 1673.55 3764.22 3764.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 6.4e-05 4096 320 2180 287040 46.1742 55.5786 2994.09 1680.23 4776.16 4776.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 6.4e-05 512 115 480 184320 22.894 6.62259 66.2387 209.279 305.275 305.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000128 2048 130 760 144192 11.5338 14.4308 247.391 419.108 692.538 692.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000128 2048 110 940 142464 17.7516 14.4425 328.817 418.488 779.6 779.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 3.2e-05 512 130 260 562176 26.0104 13.3466 104.518 418.468 562.533 562.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 6.4e-05 1024 50 680 172032 42.849 13.4108 166.706 412.22 635.402 635.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 3.2e-05 4096 160 8920 566016 225.344 134.526 27630.1 3977.07 31967.5 31967.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 0.000512 2048 102 1340 16896 5.3951 3.53072 57.5878 103.697 170.323 170.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 6.4e-05 4096 205 3360 224256 97.1318 55.5963 2927.69 1673.74 4754.3 4754.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 3.2e-05 2048 440 1280 546816 99.262 56.0783 1378.38 1673.31 3207.2 3207.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 6.4e-05 4096 320 2180 286848 46.2411 55.5905 2126.56 1675.79 3904.26 3904.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 6.4e-05 512 115 480 172032 37.9135 6.53258 44.6489 203.528 292.861 293.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000128 2048 130 760 144000 11.5247 14.3682 177.146 418.791 621.903 621.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000128 2048 110 940 142080 17.784 14.3319 234.768 418.805 685.79 685.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 3.2e-05 512 130 260 559104 25.8941 13.2816 74.9118 416.392 530.67 530.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 6.4e-05 1024 50 680 172032 42.9018 13.32 120.155 417.195 593.786 593.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 3.2e-05 4096 160 8920 565248 225.649 134.331 19550 4034.9 23945.3 23945.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 0.000512 2048 102 1340 17200 5.13882 3.56022 78.2676 104.579 191.663 191.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 6.4e-05 4096 205 3360 225600 97.291 55.733 4302.07 1675.22 6130.47 6130.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 3.2e-05 2048 440 1280 547200 99.6422 56.3031 2017.62 1674.97 3848.71 3848.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 6.4e-05 4096 320 2180 287000 46.4916 55.7425 3110.92 1677.56 4890.81 4890.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 6.4e-05 512 115 480 179200 23.4589 6.6399 67.2164 206.438 303.997 304.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000128 2048 130 760 144200 11.6238 14.377 258.462 419.208 703.748 703.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000128 2048 110 940 142800 17.8857 14.3864 344.698 434.331 811.403 811.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 3.2e-05 512 130 260 563200 26.0749 13.3863 109.221 439.159 588.027 588.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 6.4e-05 1024 50 680 172800 43.0228 13.3565 174.807 412.524 643.927 644.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 3.2e-05 4096 160 8920 566400 226.999 134.995 28713.1 3993.5 33069 33069.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 0.000512 2048 102 1340 16800 5.27779 3.51274 59.098 103.79 171.792 171.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 6.4e-05 4096 205 3360 225600 97.1376 55.7082 3023.71 1675.97 4852.67 4852.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 3.2e-05 2048 440 1280 547200 99.6008 56.1564 1417.84 1675.53 3249.29 3249.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 6.4e-05 4096 320 2180 286400 46.3853 55.6936 2177.95 1675.96 3956.08 3956.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 6.4e-05 512 115 480 179200 34.4451 6.6272 47.5881 206.467 295.365 295.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000128 2048 130 760 144000 11.606 14.3717 182.162 419.36 627.574 627.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000128 2048 110 940 142400 17.8542 14.3912 242.386 419.389 694.125 694.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 3.2e-05 512 130 260 556800 26.1118 13.3176 76.5603 416.855 533.031 533.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 6.4e-05 1024 50 680 166400 43.9144 13.3452 119.024 412.711 589.212 589.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 3.2e-05 4096 160 8920 564800 226.989 134.952 20032.2 3989.06 24383.7 24384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 0.000512 2048 102 1340 17024 5.07402 3.52477 92.5167 104.799 206.025 206.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 6.4e-05 4096 205 3360 224896 97.0017 55.6605 5446.64 1689.13 7288.58 7288.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 3.2e-05 2048 440 1280 546560 99.3742 56.1326 2554.18 1690.7 4400.55 4400.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 6.4e-05 4096 320 2180 286944 46.2527 55.6446 3942.91 1695.36 5740.26 5740.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 6.4e-05 512 115 480 172032 23.2631 6.56758 81.9881 204.056 316.112 316.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000128 2048 130 760 144256 11.5596 14.375 328.447 423.17 777.627 777.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000128 2048 110 940 142464 17.7712 14.3509 437.077 422.552 891.853 891.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 3.2e-05 512 130 260 562688 26.0062 13.3558 139.777 422.356 601.684 601.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 6.4e-05 1024 50 680 172032 43.1457 13.3642 221.84 417.64 696.205 696.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 3.2e-05 4096 160 8920 566272 225.363 134.61 36221.3 4014.78 40596.5 40596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 0.000512 2048 102 1340 17024 5.27094 3.54918 65.8237 104.184 178.939 179.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 6.4e-05 4096 205 3360 224000 96.9856 55.5893 3590.64 1674.91 5418.25 5418.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 3.2e-05 2048 440 1280 544768 99.572 55.9286 1676.05 1674.3 3506.01 3506.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 6.4e-05 4096 320 2180 286720 46.1649 55.5911 2611.77 1677.28 4390.9 4390.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 6.4e-05 512 115 480 143360 24.1121 6.43578 45.9994 192.72 269.499 269.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000128 2048 130 760 143808 11.5245 14.3737 215.591 419.246 660.809 660.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000128 2048 110 940 142464 17.75 14.3652 287.275 419.135 738.625 738.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 3.2e-05 512 130 260 559104 26.1811 13.3434 92.2748 418.831 550.814 550.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 330 6.4e-05 1024 50 680 157696 43.7912 13.4385 134.114 406.569 598.129 598.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 3.2e-05 4096 160 8920 564480 225.663 134.685 23865.6 3986.12 28212.5 28212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 0.000512 2048 102 1340 17280 5.14464 3.5825 92.0207 104.786 205.65 205.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 6.4e-05 4096 205 3360 225600 97.1981 55.7074 5270.12 1674.41 7097.59 7097.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 3.2e-05 2048 440 1280 547200 99.5589 56.0672 2453.93 1677.03 4286.76 4286.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 6.4e-05 4096 320 2180 286800 46.3811 55.7037 3797.98 1678.81 5578.95 5579.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 6.4e-05 512 115 480 184320 22.9534 6.62758 84.5998 208.632 323.057 323.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000128 2048 130 760 144240 11.5814 14.3961 315.298 418.923 760.273 760.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000128 2048 110 940 142560 17.8281 14.3484 418.76 418.873 869.913 870.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 3.2e-05 512 130 260 560640 26.0588 13.3481 134.023 417.465 591.087 591.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 6.4e-05 1024 50 680 176640 42.3362 13.3448 218.103 412.324 686.328 686.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 3.2e-05 4096 160 8920 565440 226.196 134.727 35000.2 3978.05 39339.6 39339.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 0.000512 2048 102 1340 16320 5.27981 3.51542 64.904 103.901 177.712 177.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 6.4e-05 4096 205 3360 224640 96.8125 55.5939 3548.46 1671.21 5372.22 5372.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 3.2e-05 2048 440 1280 545280 99.24 56.0132 1657.77 1670.57 3483.77 3483.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 6.4e-05 4096 320 2180 286560 46.2523 55.647 2568.6 1676.35 4346.94 4347.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 6.4e-05 512 115 480 184320 22.9433 6.62323 57.55 209.654 297.01 297.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000128 2048 130 760 144000 11.5624 14.3968 213.703 419.698 659.434 659.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000128 2048 110 940 142080 17.7611 14.4264 283.837 422.302 738.429 738.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 3.2e-05 512 130 260 560640 25.9979 13.3407 90.5319 422.068 552.123 552.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 6.4e-05 1024 50 680 168960 43.4087 13.3455 142.01 412.799 611.783 611.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 3.2e-05 4096 160 8920 564480 226.11 134.791 23585.4 3993.55 27940.3 27940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 0.000512 2048 102 1340 17408 5.13206 3.59795 90.3997 104.879 204.119 204.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 6.4e-05 4096 205 3360 225280 97.0503 55.5848 5141.21 1675.87 6969.85 6969.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 3.2e-05 2048 440 1280 546816 99.5053 56.1017 2393.36 1675.52 4224.66 4224.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 6.4e-05 4096 320 2180 286976 46.223 55.6012 3713.92 1675.85 5491.68 5491.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 6.4e-05 512 115 480 180224 23.8476 6.70864 80.6322 208.987 320.419 320.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000128 2048 130 760 144128 11.5451 14.3379 307.436 422.998 756.395 756.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000128 2048 110 940 142336 17.7405 14.3462 407.706 422.503 866.151 866.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 3.2e-05 512 130 260 561152 26.0107 25.9441 130.683 422.443 605.267 605.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 6.4e-05 1024 50 680 180224 42.5532 14.1885 216.239 417.752 690.959 691.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 3.2e-05 4096 160 8920 566272 225.568 134.533 34192.3 3978.94 38531.7 38532.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 0.000512 2048 102 1340 16384 5.22803 3.46522 63.6603 102.56 175.023 175.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 6.4e-05 4096 205 3360 223232 97.0216 55.5561 3408.03 1672.5 5233.25 5233.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 3.2e-05 2048 440 1280 544768 99.378 56.0752 1594.23 1671.83 3421.69 3421.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 6.4e-05 4096 320 2180 286208 46.223 55.5807 2482.54 1675.23 4259.65 4259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 6.4e-05 512 115 480 163840 23.2948 6.53117 49.5755 198.261 277.903 278.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000128 2048 130 760 143872 11.5383 14.368 206.259 418.667 650.905 650.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000128 2048 110 940 142336 17.752 14.3613 274.138 418.584 724.937 725.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 3.2e-05 512 130 260 557056 26.2439 13.3277 86.8228 418.155 544.731 544.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 330 6.4e-05 1024 50 680 180224 42.5885 13.7196 146.09 418.296 620.909 621.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 3.2e-05 4096 160 8920 565248 226.44 134.867 22806.2 3995.39 27163.3 27163.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 0.000512 2048 102 1340 16896 5.07478 3.52298 79.5103 103.764 191.98 192.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 6.4e-05 4096 205 3360 224256 97.1515 55.5991 4467.26 1674.88 6295.03 6295.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 3.2e-05 2048 440 1280 546816 99.3026 55.9684 2096.94 1675.28 3927.65 3927.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 6.4e-05 4096 320 2180 286848 46.2497 55.5889 3242.95 1681.06 5025.92 5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 6.4e-05 512 115 480 172032 22.466 6.77462 66.9295 201.291 297.701 297.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000128 2048 130 760 144000 11.5353 14.3442 268.2 419.086 713.238 713.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000128 2048 110 940 142080 17.7948 14.3546 355.771 419.094 807.116 807.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 3.2e-05 512 130 260 559104 25.8845 13.2845 112.531 416.857 568.742 568.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 6.4e-05 1024 50 680 172032 42.9047 13.3591 179.9 412.699 649.081 649.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 3.2e-05 4096 160 8920 565248 225.661 134.338 29843.7 3977.93 34182.1 34182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 410 0.000512 2048 102 1340 16896 5.28112 3.55754 60.3841 104.27 173.605 173.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 6.4e-05 4096 205 3360 221184 97.1328 55.4231 3064.11 1667.5 4884.3 4884.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 3.2e-05 2048 440 1280 540672 99.342 55.73 1444.73 1666.6 3266.57 3266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 6.4e-05 4096 320 2180 286464 46.206 55.5708 2248.35 1675.72 4025.92 4025.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 6.4e-05 512 115 480 147456 24.8221 6.53722 40.7515 198.32 270.667 270.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000128 2048 130 760 142848 11.5227 14.337 186.503 417.551 629.988 630.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000128 2048 110 940 141312 17.7553 14.3381 248.402 417.612 698.207 698.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 3.2e-05 512 130 260 552960 25.6676 13.1329 78.7134 412.688 530.382 530.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 330 6.4e-05 1024 50 680 147456 43.7359 13.1552 109.657 396.419 563.183 563.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 3.2e-05 4096 160 8920 565248 224.677 134.35 20656.8 3984.59 25000.9 25001.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 0.000512 2048 102 1340 16800 5.08666 3.51661 82.4383 103.711 194.866 194.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 6.4e-05 4096 205 3360 225600 97.2133 55.6995 4594.6 1674.84 6422.5 6422.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 3.2e-05 2048 440 1280 547200 99.6154 56.0646 2154.53 1674.3 3984.69 3984.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 6.4e-05 4096 320 2180 286400 46.379 55.7056 3311.13 1675.01 5088.31 5088.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 6.4e-05 512 115 480 179200 23.4328 6.63213 72.4166 206.33 309.053 309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000128 2048 130 760 144000 11.5926 14.3668 276.23 419.224 721.489 721.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000128 2048 110 940 142400 17.8534 14.36 366.949 419.154 818.423 818.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 3.2e-05 512 130 260 556800 26.1324 13.3176 116.428 416.644 572.71 572.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 6.4e-05 1024 50 680 166400 43.8876 13.4492 180.136 412.429 650.12 650.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 3.2e-05 4096 160 8920 564800 227.046 134.943 30361.9 3986.34 34710.7 34711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 410 0.000512 2048 102 1340 16000 5.31478 3.54099 61.1643 104.235 174.369 174.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 6.4e-05 4096 205 3360 224000 96.812 55.5044 3272.02 1667.04 5091.52 5091.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 3.2e-05 2048 440 1280 544000 99.1085 55.7752 1523.31 1667.11 3345.47 3345.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 6.4e-05 4096 320 2180 286400 46.2246 55.669 2352.9 1675.6 4130.47 4130.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 6.4e-05 512 115 480 153600 25.8138 6.6375 44.8111 206.424 283.924 284.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000128 2048 130 760 143200 11.5215 14.3485 197.457 417.46 640.859 640.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000128 2048 110 940 140800 17.7874 14.3545 258.535 417.409 708.189 708.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 3.2e-05 512 130 260 550400 25.907 13.1475 82.5816 412.409 534.23 534.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 330 6.4e-05 1024 50 680 153600 45.4843 13.3406 118.998 414.703 592.743 592.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 3.2e-05 4096 160 8920 563200 228.458 135.414 21908.2 4005.94 26278.4 26278.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 0.000512 2048 102 1344 17536 5.12381 3.57581 65.1918 104.634 178.646 178.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 810 6.4e-05 4096 205 3360 225792 96.9491 55.593 3436.31 1675.64 5264.64 5264.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1840 3.2e-05 2048 440 1272 548352 99.6461 55.9738 1781.51 1675.54 3612.84 3612.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 6.4e-05 4096 320 2184 286912 46.3544 55.5865 4532.17 1679.84 6314.03 6314.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 520 6.4e-05 512 115 480 184320 23.4587 6.71104 53.9635 208.956 293.338 293.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000128 2048 130 768 144128 11.5873 14.3384 406.237 419.202 851.442 851.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000128 2048 110 960 143232 17.7911 14.373 492.29 419.263 943.822 943.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1140 3.2e-05 512 130 264 563200 26.1856 13.351 162.743 419.121 621.598 621.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 330 6.4e-05 1024 50 696 180224 42.5537 13.4858 150.179 420.063 626.507 626.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 3.2e-05 4096 160 8904 566784 225.588 134.302 22907.3 3976.73 27244.4 27244.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 0.000512 2048 102 1344 17440 5.28717 3.57011 67.7834 104.562 181.314 181.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 6.4e-05 4096 205 3360 225920 97.3142 55.7039 3621.93 1675.55 5450.64 5450.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 3.2e-05 2048 440 1272 548480 99.7143 56.2053 1687.33 1675.35 3518.77 3518.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 6.4e-05 4096 320 2184 286880 46.4697 55.7076 2633.31 1675.85 4411.42 4411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 6.4e-05 512 115 480 184320 23.6943 6.72973 57.2794 209.632 297.575 297.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1230 0.000128 2048 130 768 144160 11.667 14.3892 410.862 435.835 872.83 872.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000128 2048 110 960 143200 23.1277 14.4318 295.136 423.767 756.569 756.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 3.2e-05 512 130 264 563200 26.1744 13.3862 93.7059 423.38 556.872 557.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 6.4e-05 1024 50 696 181760 42.617 13.5556 155.274 433.49 645.157 645.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 3.2e-05 4096 160 8904 567040 226.618 134.546 24084.1 3974.57 28420.2 28420.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 0.000512 2048 102 1344 17664 5.12906 3.57002 67.7913 104.912 181.514 181.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 6.4e-05 4096 205 3360 225792 96.9756 55.6707 3570.53 1675.99 5399.31 5399.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 3.2e-05 2048 440 1272 547584 99.5874 56.0607 1657.73 1676.73 3490.28 3490.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 6.4e-05 4096 320 2184 286848 46.3032 55.6459 2588.4 1680.53 4370.96 4371.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 6.4e-05 512 115 480 178176 23.518 6.62493 54.8072 206.345 291.547 291.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1230 0.000128 2048 130 768 144192 11.5978 14.5592 422.847 419.513 868.598 868.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000128 2048 110 960 143232 17.7706 14.3442 288.993 419.282 740.492 740.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 3.2e-05 512 130 264 562176 26.0965 13.3612 91.9014 418.658 550.203 550.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 6.4e-05 1024 50 696 178176 42.6707 13.4932 150.641 416.583 623.606 623.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 3.2e-05 4096 160 8904 566784 225.804 134.362 23707.3 3979.97 28047.8 28048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 0.000512 2048 102 1344 17280 5.40342 3.56602 46.8913 104.55 160.526 160.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 6.4e-05 4096 205 3360 225024 96.8224 55.5911 2298.1 1674.79 4125.44 4125.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 3.2e-05 2048 440 1272 546816 99.2596 55.8961 1069.88 1674.82 2900.01 2900.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 6.4e-05 4096 320 2184 286848 46.1572 55.5801 1672.14 1680.84 3454.79 3454.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 6.4e-05 512 115 480 172032 24.1027 6.61629 34.688 206.422 272.067 272.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1230 0.000128 2048 130 768 144000 11.5792 14.4179 417.724 419.507 863.299 863.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000128 2048 110 960 142848 17.7337 14.3456 186.524 419.088 637.795 637.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 3.2e-05 512 130 264 562176 26.1677 13.3428 160.728 418.734 619.169 619.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 6.4e-05 1024 50 696 172032 42.8574 13.3159 94.5067 412.633 563.527 563.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 3.2e-05 4096 160 8904 566016 225.522 134.298 15339.8 3981.01 19681 19681.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 0.000512 2048 102 1344 17472 5.15267 3.58134 75.9405 104.854 189.639 189.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 6.4e-05 4096 205 3360 225792 97.2455 55.724 4139.73 1675.16 5967.99 5968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 3.2e-05 2048 440 1272 548352 99.5433 56.097 1919.53 1676.17 3751.49 3751.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 6.4e-05 4096 320 2184 286832 46.3965 55.7026 3009.72 1680.68 4792.57 4792.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 6.4e-05 512 115 480 179200 23.5876 6.64486 64.3057 206.885 301.656 301.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000128 2048 130 768 144144 11.5935 14.4279 251.558 419.061 696.715 696.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000128 2048 110 960 143136 17.8298 14.3735 336.577 420.674 789.558 789.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 3.2e-05 512 130 264 562688 26.0719 13.3686 107.677 418.394 565.695 565.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 6.4e-05 1024 50 696 179200 43.0114 13.5187 174.544 418.488 649.782 649.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 3.2e-05 4096 160 8904 566272 226.284 134.559 27452.1 3979.62 31793 31793.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 0.000512 2048 102 1344 17024 5.37549 3.51642 52.4988 103.823 165.33 165.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 6.4e-05 4096 205 3360 224896 97.0504 55.6708 2597.98 1673.56 4424.41 4424.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 3.2e-05 2048 440 1272 546560 99.4655 55.9845 1217.39 1673.16 3046.17 3046.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 6.4e-05 4096 320 2184 286720 46.2728 55.6524 1908.96 1675.72 3686.68 3686.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 6.4e-05 512 115 480 172032 23.2758 6.56998 39.2948 202.147 271.529 271.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1230 0.000128 2048 130 768 144032 11.5791 14.3689 497.652 427.602 951.282 951.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000128 2048 110 960 142912 17.7659 14.3531 214.45 418.661 665.334 665.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 3.2e-05 512 130 264 562688 26.0134 13.3593 69.3171 418.476 527.358 527.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 330 6.4e-05 1024 50 696 172032 43.1316 13.3632 107.326 413.689 577.729 577.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 3.2e-05 4096 160 8904 566272 225.503 134.428 17299.1 3977.42 21636.9 21637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 0.000512 2048 102 1344 17408 5.1265 3.57722 74.3652 104.792 187.966 188.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 6.4e-05 4096 205 3360 225792 96.9376 55.5868 3987.85 1676.95 5817.46 5817.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 3.2e-05 2048 440 1272 547840 99.3151 56.1111 1876.24 1678.73 3710.56 3710.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 6.4e-05 4096 320 2184 286720 46.2441 55.6073 2921.4 1681.07 4704.39 4704.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 6.4e-05 512 115 480 180224 23.8589 6.70445 62.2497 209.124 302.173 302.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000128 2048 130 768 144128 11.5603 14.3299 246.028 419.637 691.627 691.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000128 2048 110 960 143104 17.7746 14.3455 326.797 419.444 778.46 778.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 3.2e-05 512 130 264 563200 26.0238 13.3568 104.313 419.526 563.405 563.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 6.4e-05 1024 50 696 180224 42.5639 13.6598 171.48 418.022 645.945 646.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 3.2e-05 4096 160 8904 566272 225.702 134.495 25774.7 3982.19 30117.5 30117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 0.000512 2048 102 1344 17408 5.4528 3.59014 53.8374 104.885 167.878 167.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 6.4e-05 4096 205 3360 225280 97.0158 55.6042 2622.18 1675.88 4450.81 4450.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 3.2e-05 2048 440 1272 546816 99.492 55.9718 1236.17 1676.54 3068.34 3068.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 6.4e-05 4096 320 2184 286720 46.2109 55.5852 1937.72 1679.17 3718.76 3718.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 6.4e-05 512 115 480 180224 23.8633 6.7103 41.4068 208.988 281.205 281.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000128 2048 130 768 143872 11.542 14.4036 165.209 418.65 609.879 609.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000128 2048 110 960 142336 17.7502 14.3325 218.108 417.945 668.234 668.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 3.2e-05 512 130 264 561152 26.0164 13.3345 70.6635 417.711 527.911 528.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 330 6.4e-05 1024 50 696 180224 42.5663 13.4861 114.896 419.696 590.865 591.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 3.2e-05 4096 160 8904 566272 225.649 134.529 16546 3979 20885.6 20885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 0.000512 2048 102 1344 17568 5.12474 3.57171 80.9012 104.618 194.331 194.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 6.4e-05 4096 205 3360 225792 97.221 55.7038 4381.52 1674.48 6209.07 6209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 3.2e-05 2048 440 1272 547200 99.6758 56.1403 2036.9 1674.41 3867.29 3867.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 6.4e-05 4096 320 2184 286848 46.3628 55.7343 3176.07 1675.23 4953.47 4953.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 6.4e-05 512 115 480 175104 23.4628 6.58227 66.8601 204.102 301.251 301.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000128 2048 130 768 144000 11.5794 14.357 265.266 418.964 710.243 710.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000128 2048 110 960 143136 17.8228 14.3799 354.644 418.832 805.788 805.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 3.2e-05 512 130 264 562176 26.1484 13.3809 112.875 418.825 571.415 571.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 6.4e-05 1024 50 696 175104 42.8308 13.4977 181.663 414.142 652.357 652.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 3.2e-05 4096 160 8904 566208 226.368 134.635 29145.7 3973.72 33480.9 33481.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 0.000512 2048 102 1344 17280 5.25853 3.5439 61.8205 104.078 174.816 174.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 6.4e-05 4096 205 3360 225792 96.9189 55.6472 3067.58 1675.54 4895.82 4895.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 3.2e-05 2048 440 1272 546048 99.6329 56.0462 1420.98 1675.16 3251.98 3252.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 6.4e-05 4096 320 2184 286560 46.2213 55.6494 2220.9 1675.57 3998.42 3998.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 6.4e-05 512 115 480 165888 23.0788 6.54496 44.661 198.144 272.669 272.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000128 2048 130 768 144000 11.558 14.4285 186.525 420.452 633.034 633.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000128 2048 110 960 142848 17.7887 14.3869 248.469 419.187 699.934 700.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 3.2e-05 512 130 264 557568 26.1508 13.3332 78.9745 417.385 536.029 536.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 6.4e-05 1024 50 696 165888 43.203 13.258 121.273 408.226 586.177 586.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 3.2e-05 4096 160 8904 565632 226.172 134.865 20361.9 3986.76 24710.1 24710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 0.000512 2048 102 1344 17280 5.09018 3.5552 78.6503 104.311 191.718 191.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 6.4e-05 4096 205 3360 225920 96.933 55.6769 4174.17 1676.82 6003.75 6003.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 3.2e-05 2048 440 1272 547840 99.4216 56.0888 1938.31 1676.62 3770.61 3770.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 6.4e-05 4096 320 2184 286720 46.25 55.6678 3023.47 1676.8 4802.26 4802.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 6.4e-05 512 115 480 174080 23.9699 6.62528 62.9503 206.363 300.15 300.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000128 2048 130 768 144160 11.5691 14.3622 251.493 419.526 697.025 697.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000128 2048 110 960 143040 17.7791 14.3831 336.313 419.483 788.064 788.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 3.2e-05 512 130 264 563200 26.0277 13.3693 107.054 419.424 566.065 566.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 6.4e-05 1024 50 696 179200 42.96 13.5143 176.29 419.366 652.36 652.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 3.2e-05 4096 160 8904 566400 225.719 134.394 27750.1 3979.69 32090.3 32090.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 0.000512 2048 102 1344 16640 5.37459 3.52342 57.2637 103.592 169.87 169.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 6.4e-05 4096 205 3360 225280 96.8787 55.5848 2970.73 1676.05 4799.39 4799.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 3.2e-05 2048 440 1272 547840 99.107 56.0009 1384.24 1675.65 3215.17 3215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 6.4e-05 4096 320 2184 286720 46.159 55.5786 2155.19 1676.25 3933.25 3933.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 6.4e-05 512 115 480 163840 24.8854 6.61866 42.9173 206.366 281.03 281.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000128 2048 130 768 143680 11.5273 14.3438 180.567 418.544 625.057 625.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000128 2048 110 960 142080 17.7157 14.3416 240.306 417.631 690.098 690.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 3.2e-05 512 130 264 563200 25.9916 13.3522 77.5014 419.116 536.148 536.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 6.4e-05 1024 50 696 174080 42.6116 13.6765 123.884 412.311 592.699 592.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 3.2e-05 4096 160 8904 565760 226.024 134.64 19690.8 3985.09 24036.9 24037.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 0.000512 2048 102 1344 17280 5.09539 3.56634 91.8661 104.532 205.168 205.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 6.4e-05 4096 205 3360 225024 96.7634 55.5909 5283.32 1674.37 7110.18 7110.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 3.2e-05 2048 440 1272 546816 99.1263 55.9647 2463.12 1674.13 4292.51 4292.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 6.4e-05 4096 320 2184 286848 46.1623 55.5725 3835.94 1677.45 5619.99 5620.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 6.4e-05 512 115 480 172032 24.0758 6.61437 79.6685 210.954 321.549 321.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000128 2048 130 768 144000 11.5319 14.344 322.774 419.337 768.06 768.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000128 2048 110 960 142848 17.7196 14.3626 430.694 418.83 881.71 881.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 3.2e-05 512 130 264 562176 26.0094 13.3388 137.9 418.67 596.106 596.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 6.4e-05 1024 50 696 172032 42.8461 13.3448 217.365 414.649 688.422 688.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 3.2e-05 4096 160 8904 566016 225.357 134.335 34957 3992.75 39309.9 39310.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 0.000512 2048 102 1344 16896 5.25814 3.52829 62.0032 103.775 174.677 174.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 6.4e-05 4096 205 3360 224256 97.1056 55.6118 3428.54 1675.07 5256.47 5256.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 3.2e-05 2048 440 1272 546816 99.2228 56.0004 1590.7 1674.55 3420.64 3420.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 6.4e-05 4096 320 2184 286464 46.2269 55.5933 2493 1677.12 4272.02 4272.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 6.4e-05 512 115 480 147456 24.8205 6.53773 44.9614 198.236 274.804 274.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000128 2048 130 768 143616 11.5281 14.336 207.459 419.181 652.576 652.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000128 2048 110 960 142848 17.763 14.3973 277.042 419.14 728.447 728.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 3.2e-05 512 130 264 559104 25.8788 13.2823 89.8839 416.777 546.008 546.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 330 6.4e-05 1024 50 696 172032 42.8793 13.3224 140.824 412.745 609.988 610.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 3.2e-05 4096 160 8904 565248 225.605 134.369 22803.3 3978.46 27142.1 27142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 0.000512 2048 102 1344 17200 5.1264 3.56147 91.967 104.576 205.347 205.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 6.4e-05 4096 205 3360 225600 97.2691 55.7532 5244.3 1675.26 7072.73 7072.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 3.2e-05 2048 440 1272 547200 99.6306 56.1807 2429.49 1678.74 4264.2 4264.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 6.4e-05 4096 320 2184 286800 46.5162 55.7379 3810.39 1679.33 5592.06 5592.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 6.4e-05 512 115 480 179200 23.434 6.63818 82.4223 208.722 321.455 321.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000128 2048 130 768 144000 11.6224 14.3844 317.798 430.696 774.577 774.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000128 2048 110 960 142800 17.8804 14.3687 424.608 419.197 876.157 876.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 3.2e-05 512 130 264 563200 26.0775 13.3898 136.712 418.977 595.341 595.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 6.4e-05 1024 50 696 172800 42.9819 13.3939 215.109 412.538 684.24 684.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 3.2e-05 4096 160 8904 566400 226.883 135.005 34734.5 3982.72 39079.5 39079.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 0.000512 2048 102 1344 16800 5.27744 3.51808 65.076 103.676 177.662 177.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 6.4e-05 4096 205 3360 225600 97.1818 55.7028 3550.76 1674.17 5377.97 5378.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 3.2e-05 2048 440 1272 547200 99.5865 56.1463 1646.28 1673.65 3475.83 3475.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 6.4e-05 4096 320 2184 286400 46.3676 55.6974 2569.14 1674.15 4345.43 4345.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 6.4e-05 512 115 480 179200 23.4431 6.62918 55.7845 208.78 294.871 295.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000128 2048 130 768 144000 11.606 14.3818 215.885 419.131 661.078 661.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000128 2048 110 960 142400 17.8505 14.3996 286.99 418.985 738.33 738.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 3.2e-05 512 130 264 556800 26.1289 13.3239 91.1525 416.476 547.269 547.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 6.4e-05 1024 50 696 166400 43.9058 13.4676 140.871 412.259 610.719 610.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 3.2e-05 4096 160 8904 564800 227.004 134.972 23443.7 3997.01 27803.1 27803.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 0.000512 2048 102 1344 17024 5.06758 3.51642 87.3486 103.82 199.864 199.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 6.4e-05 4096 205 3360 224896 97.0509 55.6557 5135.37 1673.27 6961.48 6961.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 3.2e-05 2048 440 1272 546560 99.4097 56.0251 2391.5 1672.97 4220.08 4220.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 6.4e-05 4096 320 2184 286720 46.2449 55.646 3728.18 1675.64 5505.78 5505.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 6.4e-05 512 115 480 172032 23.2799 6.56384 77.1537 202.136 309.367 309.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000128 2048 130 768 144032 11.5567 14.3503 313.458 419.22 758.659 758.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000128 2048 110 960 142912 17.7512 14.3443 417.052 418.628 867.876 867.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 3.2e-05 512 130 264 562688 26.0151 13.3592 133.205 418.561 591.326 591.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 6.4e-05 1024 50 696 172032 43.1406 13.3612 209.604 413.662 679.984 680.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 3.2e-05 4096 160 8904 566272 225.379 134.42 34128 3977.09 38465.3 38465.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 0.000512 2048 102 1344 17024 5.26954 3.5511 63.7246 104.179 176.833 176.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 6.4e-05 4096 205 3360 224000 97.0071 55.6049 3365.19 1674.85 5192.78 5192.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 3.2e-05 2048 440 1272 544768 99.5499 55.9449 1568.4 1674.25 3398.31 3398.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 6.4e-05 4096 320 2184 286720 46.1722 55.5745 2454.04 1677.23 4233.11 4233.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 6.4e-05 512 115 480 143360 24.1152 6.43344 42.8302 192.717 266.33 266.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000128 2048 130 768 143808 11.5139 14.3625 206.243 419.277 651.467 651.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000128 2048 110 960 142464 17.7516 14.3343 274.987 419.191 726.365 726.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 3.2e-05 512 130 264 559104 26.1751 13.3448 87.6113 418.762 546.075 546.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 330 6.4e-05 1024 50 696 157696 43.8002 13.232 128.139 404.446 589.83 589.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 3.2e-05 4096 160 8904 564480 225.681 134.664 22323.3 3986.03 26670.1 26670.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 0.000512 2048 102 1344 17280 5.14493 3.58006 86.3579 104.785 199.973 200.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 6.4e-05 4096 205 3360 225600 97.1859 55.7036 4966.07 1674.33 6793.44 6793.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 3.2e-05 2048 440 1272 547200 99.5782 56.0959 2311.87 1674.02 4141.73 4141.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 6.4e-05 4096 320 2184 286560 46.3172 55.7009 3589.77 1675.61 5367.48 5367.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 6.4e-05 512 115 480 168960 24.4556 6.63078 73.6776 206.263 311.265 311.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000128 2048 130 768 144000 11.5896 14.3544 302.466 418.902 747.383 747.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000128 2048 110 960 143040 17.811 14.3725 403.903 418.907 855.092 855.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 3.2e-05 512 130 264 560640 26.0389 13.3451 129.402 417.417 586.387 586.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 6.4e-05 1024 50 696 176640 42.3084 13.3472 209.602 412.301 677.777 677.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 3.2e-05 4096 160 8904 565440 226.707 134.552 32779.1 3978.01 37118.7 37119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 0.000512 2048 102 1344 16320 5.27638 3.51968 60.1917 103.815 172.919 173.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 6.4e-05 4096 205 3360 224640 96.7988 55.5932 3183.23 1669.82 5005.58 5005.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 3.2e-05 2048 440 1272 545280 99.2071 56.0271 1481.85 1669.29 3306.53 3306.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 6.4e-05 4096 320 2184 286080 46.2257 55.6471 2303.66 1678.6 4084.21 4084.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 6.4e-05 512 115 480 153600 25.8094 6.6287 43.5476 206.341 282.565 282.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000128 2048 130 768 144000 11.5582 14.3729 194.762 419.223 639.989 640.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000128 2048 110 960 142080 17.7558 14.3518 258.868 419.611 710.69 710.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 3.2e-05 512 130 264 560640 26.0016 13.3448 84.042 417.5 541.072 541.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 6.4e-05 1024 50 696 168960 43.4005 13.4943 130.049 412.463 599.629 599.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 3.2e-05 4096 160 8904 564480 226.847 134.929 21082.1 3996.69 25441 25441.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 0.000512 2048 102 1344 17408 5.13322 3.59958 83.2219 104.981 197.049 197.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 6.4e-05 4096 205 3360 225280 97.0643 55.5849 4739.67 1677.47 6569.94 6570.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 3.2e-05 2048 440 1272 546816 99.5299 56.0426 2206.68 1677.14 4039.56 4039.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 6.4e-05 4096 320 2184 286720 46.2311 55.5896 3435.15 1677.45 5214.5 5214.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 6.4e-05 512 115 480 180224 23.858 6.70515 74.6649 209.196 314.667 314.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000128 2048 130 768 143872 11.5424 14.4022 288.27 419.07 733.361 733.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000128 2048 110 960 142336 17.747 14.3315 383.953 418.273 834.408 834.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 3.2e-05 512 130 264 561152 26.0169 13.3341 122.969 418.731 581.242 581.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 6.4e-05 1024 50 696 180224 42.5652 13.4861 204.605 418.147 679.024 679.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 3.2e-05 4096 160 8904 566272 225.633 134.527 31395.8 3996.99 35753.4 35753.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 0.000512 2048 102 1344 16384 5.35552 3.46928 59.6267 102.479 171.047 171.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 6.4e-05 4096 205 3360 223232 97.0568 55.5418 3196.55 1671.19 5020.48 5020.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 3.2e-05 2048 440 1272 544768 99.3796 56.0029 1486.33 1670.61 3312.49 3312.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 6.4e-05 4096 320 2184 286208 46.2066 55.5833 2329.31 1677.6 4108.77 4108.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 6.4e-05 512 115 480 163840 23.2849 6.53514 46.5466 198.103 274.71 274.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000128 2048 130 768 143360 11.5364 14.3297 194.998 418.302 639.24 639.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000128 2048 110 960 142336 17.7592 14.3407 260.353 418.253 710.804 710.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 3.2e-05 512 130 264 557056 26.2461 13.3242 83.5434 417.768 541.069 541.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 330 6.4e-05 1024 50 696 180224 42.5765 13.8877 138.346 418.078 613.105 613.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 3.2e-05 4096 160 8904 565248 226.397 134.868 21350.4 3996.28 25708.4 25708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 0.000512 2048 102 1325 17920 5.09542 3.57376 72.8428 104.695 186.316 186.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 810 6.4e-05 4096 205 3375 226048 96.769 55.6068 3894.47 1676.56 5723.56 5723.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1840 3.2e-05 2048 440 1275 548352 99.3827 55.9759 2008.71 1676.54 3840.78 3840.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 6.4e-05 4096 320 2175 287232 46.2909 55.5868 5125.23 1677.24 6904.43 6904.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 520 6.4e-05 512 115 475 180224 23.8475 6.7113 59.7354 209.077 299.612 299.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000128 2048 130 775 143936 23.7575 14.3729 455.853 419.419 913.484 913.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000128 2048 110 950 143488 17.783 14.3647 543.682 436.534 1024.96 1025.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1140 3.2e-05 512 130 250 568320 26.3024 13.3509 173.814 437.649 651.308 651.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 330 6.4e-05 1024 50 700 180224 42.5355 13.4956 172.715 417.999 646.963 647.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 3.2e-05 4096 160 8925 566784 225.263 134.469 25853.7 3985.82 30199.7 30200.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 0.000512 2048 102 1325 17920 5.30448 3.56762 66.8092 104.643 180.435 180.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 6.4e-05 4096 205 3375 225920 97.3876 55.7092 3498.15 1676.8 5328.19 5328.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 3.2e-05 2048 440 1275 547840 99.7076 56.1152 1617.8 1676.7 3450.48 3450.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 6.4e-05 4096 320 2175 287200 46.4542 55.7036 2513.84 1680.85 4296.92 4297.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 6.4e-05 512 115 475 179200 24.1498 6.73155 52.5571 209.792 293.467 293.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1230 0.000128 2048 130 775 143920 11.6692 14.3891 402.177 421.065 849.374 849.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000128 2048 110 950 143360 17.8478 14.3714 279.305 419.458 731.084 731.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 3.2e-05 512 130 250 568320 25.8995 13.3836 86.7159 419.376 545.562 545.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 6.4e-05 1024 50 700 179200 43.0524 13.5405 149.914 419.36 626.078 626.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 3.2e-05 4096 160 8925 566720 226.888 134.766 23181 3981.17 27524.3 27524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 0.000512 2048 102 1325 17600 5.38205 3.55533 45.0902 104.23 158.375 158.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 810 6.4e-05 4096 205 3375 225920 97.0159 55.6645 2256.52 1675.62 4084.96 4085.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1840 3.2e-05 2048 440 1275 547840 99.6311 56.0902 1273.27 1675.76 3104.91 3105.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 6.4e-05 4096 320 2175 287040 46.4288 55.6718 4290.44 1675.72 6068.34 6068.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 520 6.4e-05 512 115 475 174080 23.9701 6.62528 33.6796 214.356 278.868 279.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000128 2048 130 775 143840 11.6283 14.3509 399.015 419.122 844.196 844.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000128 2048 110 950 143360 17.828 14.372 462.754 419.133 914.196 914.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1140 3.2e-05 512 130 250 568320 26.0356 13.3697 147.093 421.098 607.831 607.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 330 6.4e-05 1024 50 700 179200 42.9962 13.5157 97.6052 419.073 573.411 573.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 3.2e-05 4096 160 8925 566400 225.912 134.634 14948.6 3997.56 19307.1 19307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 0.000512 2048 102 1325 18048 5.10995 3.57581 70.8443 104.921 184.564 184.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 6.4e-05 4096 205 3375 225792 96.9974 55.6521 3726.31 1676.15 5555.26 5555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 3.2e-05 2048 440 1275 547584 99.5139 56.0558 1722.09 1676.86 3554.69 3554.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 6.4e-05 4096 320 2175 287136 46.3071 55.6615 2676.48 1682.41 4460.94 4461.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 6.4e-05 512 115 475 172032 24.131 7.12957 54.9165 206.363 292.777 292.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1230 0.000128 2048 130 775 143904 11.5999 14.4182 424.425 419.676 870.196 870.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000128 2048 110 950 143424 17.7668 14.4702 296.326 419.332 747.997 748.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 3.2e-05 512 130 250 566784 25.8395 13.3578 91.9066 418.724 550.022 550.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 6.4e-05 1024 50 700 178176 42.6662 13.452 158.664 416.627 631.621 631.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 3.2e-05 4096 160 8925 566400 225.978 134.701 24745.5 3981.65 29088.3 29088.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 0.000512 2048 102 1325 17664 5.38646 3.56746 49.3036 104.544 162.915 163.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 6.4e-05 4096 205 3375 225024 96.8107 55.5824 2400.45 1674.37 4227.35 4227.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 3.2e-05 2048 440 1275 546816 99.2511 56.0636 1112.37 1675.07 2942.92 2943.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 6.4e-05 4096 320 2175 287040 46.1763 55.5877 1728.92 1677.45 3508.22 3508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 6.4e-05 512 115 475 172032 24.074 6.61286 35.6803 206.481 273.088 273.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1230 0.000128 2048 130 775 143808 11.5796 14.338 420.038 419.446 865.477 865.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000128 2048 110 950 143232 17.716 14.3355 191.572 418.964 642.686 642.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 3.2e-05 512 130 250 565248 25.8832 13.35 74.9584 418.68 533.055 533.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 330 6.4e-05 1024 50 700 172032 42.8546 13.3202 99.6307 415.627 571.644 571.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 3.2e-05 4096 160 8925 566016 225.5 134.493 15994.8 3980.52 20335.7 20336.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 0.000512 2048 102 1325 17920 5.12861 3.57754 74.9293 104.862 188.61 188.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 6.4e-05 4096 205 3375 225792 97.2691 55.7061 3991.71 1675.16 5820 5820.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 3.2e-05 2048 440 1275 547456 99.6385 56.1507 1843.47 1675.02 3674.45 3674.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 6.4e-05 4096 320 2175 287168 46.3994 55.71 2874.28 1675.75 4652.21 4652.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 6.4e-05 512 115 475 172032 24.3042 6.64259 59.0908 207.568 297.844 298.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000128 2048 130 775 143808 11.5855 14.3705 246.124 419.089 691.241 691.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000128 2048 110 950 143360 17.8156 14.3784 317.289 419.041 768.624 768.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 3.2e-05 512 130 250 566272 25.8693 13.3755 99.3236 418.354 557.104 557.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 6.4e-05 1024 50 700 179200 42.9752 13.5252 170.447 418.343 645.511 645.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 3.2e-05 4096 160 8925 566272 226.616 134.632 26417.7 3975.75 30755.1 30755.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 0.000512 2048 102 1325 17472 5.35856 3.51574 51.3125 103.802 164.107 164.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 6.4e-05 4096 205 3375 224896 97.0155 55.6646 2508.97 1673.33 4335.12 4335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 3.2e-05 2048 440 1275 546560 99.3733 56.1168 1172.37 1677.11 3005.14 3005.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 6.4e-05 4096 320 2175 286944 46.2846 55.6495 1829.26 1675.44 3606.73 3606.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 6.4e-05 512 115 475 157696 24.7036 6.56998 34.6559 202.175 268.344 268.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1230 0.000128 2048 130 775 143808 11.5733 14.3712 481.018 419.237 926.278 926.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000128 2048 110 950 142912 17.7562 14.3666 203.742 431.462 667.43 667.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 3.2e-05 512 130 250 566272 25.8015 13.3591 64.1373 418.329 521.813 521.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 330 6.4e-05 1024 50 700 172032 43.1512 13.3591 104.819 413.61 575.147 575.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 3.2e-05 4096 160 8925 566272 225.489 134.578 16658.6 4003.23 21022.3 21022.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 0.000512 2048 102 1325 17920 5.10557 3.58186 76.2355 104.809 189.842 189.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 6.4e-05 4096 205 3375 225792 96.8957 55.6009 4129.31 1677.17 5959.12 5959.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 3.2e-05 2048 440 1275 547840 99.3725 55.978 1923.99 1677.98 3757.5 3757.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 6.4e-05 4096 320 2175 287104 46.2452 55.5991 2975.61 1682.3 4759.84 4759.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 6.4e-05 512 115 475 180224 23.8692 6.7031 64.2429 209.23 304.284 304.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000128 2048 130 775 143872 11.5463 14.4205 254.31 419.657 700.012 700.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000128 2048 110 950 143360 17.7716 14.334 332.21 421.638 786.057 786.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 3.2e-05 512 130 250 567296 25.7799 13.3495 102.98 419.515 561.811 561.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 6.4e-05 1024 50 700 180224 42.5439 13.5721 178.699 418.084 653.117 653.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 3.2e-05 4096 160 8925 566272 225.782 134.568 26890.8 3996.52 31248.1 31248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 0.000512 2048 102 1325 17920 5.4361 3.59014 56.5912 104.899 170.63 170.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 6.4e-05 4096 205 3375 225280 97.0165 55.5868 2722.87 1676.16 4551.77 4551.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 3.2e-05 2048 440 1275 546816 99.4546 56.0782 1276.94 1675.91 3108.54 3108.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 6.4e-05 4096 320 2175 286976 46.2213 55.586 1982.41 1676.13 3760.42 3760.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 6.4e-05 512 115 475 180224 23.8745 6.7057 43.0218 209.023 282.864 283.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000128 2048 130 775 143616 11.5202 14.3504 170.82 418.63 615.394 615.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000128 2048 110 950 142848 17.7137 14.3762 221.803 417.944 671.938 672.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 3.2e-05 512 130 250 565248 25.7696 13.3243 69.6573 417.72 526.656 526.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 330 6.4e-05 1024 50 700 180224 42.5824 13.4878 119.662 417.816 593.763 593.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 3.2e-05 4096 160 8925 566272 225.384 134.48 17322.1 3979.88 21662.3 21662.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 0.000512 2048 102 1325 17856 5.11885 3.57098 81.6341 104.633 195.07 195.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 6.4e-05 4096 205 3375 225792 97.2391 55.7096 4403.09 1674.72 6230.91 6231.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 3.2e-05 2048 440 1275 547200 99.6661 56.1152 2034.64 1674.54 3865.13 3865.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 6.4e-05 4096 320 2175 287136 46.3933 55.7078 3161.37 1675.48 4939.04 4939.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 6.4e-05 512 115 475 165888 24.3726 6.5825 63.169 204.131 304.496 304.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000128 2048 130 775 143856 11.5835 14.4805 267.234 432.312 725.686 725.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000128 2048 110 950 143424 17.8071 14.358 350.796 418.887 801.952 802.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 3.2e-05 512 130 250 566784 25.9037 13.3796 108.878 439.049 587.4 587.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 6.4e-05 1024 50 700 175104 51.2498 13.3961 183.725 414.217 662.809 662.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 3.2e-05 4096 160 8925 566208 226.378 134.648 29325.2 3980.58 33667.2 33667.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 0.000512 2048 102 1325 17280 5.24678 3.54406 60.7285 104.066 173.701 173.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 6.4e-05 4096 205 3375 225792 96.8909 55.6583 3146.57 1675.29 4974.56 4974.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 3.2e-05 2048 440 1275 546048 99.6435 56.021 1451.63 1674.92 3282.38 3282.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 6.4e-05 4096 320 2175 286848 46.2397 55.6434 2255.08 1675.27 4032.33 4032.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 6.4e-05 512 115 475 147456 24.8236 6.54301 40.5297 198.021 270.156 270.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000128 2048 130 775 143712 11.5549 14.3838 193.106 419.114 638.232 638.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000128 2048 110 950 143424 17.7711 14.3787 252.109 419.138 703.501 703.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 3.2e-05 512 130 250 562176 25.8897 13.3286 77.8053 417.322 534.535 534.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 6.4e-05 1024 50 700 165888 43.2234 13.3243 125.925 408.172 590.86 591.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 3.2e-05 4096 160 8925 565632 226.139 134.841 20889.5 3982.09 25233 25233.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 0.000512 2048 102 1325 17600 5.07869 3.5495 78.091 104.317 191.149 191.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 6.4e-05 4096 205 3375 225920 96.9467 55.6687 4274.73 1677.01 6104.5 6104.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 3.2e-05 2048 440 1275 547840 99.3949 56.122 1979.66 1678.11 3813.45 3813.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 6.4e-05 4096 320 2175 287040 46.2926 55.6707 3063.34 1682.1 4847.49 4847.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 6.4e-05 512 115 475 174080 23.9612 6.62096 64.5053 206.451 301.777 301.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000128 2048 130 775 143840 11.5505 14.3748 259.766 419.597 705.361 705.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000128 2048 110 950 143360 17.7617 14.4261 340.211 421.601 794.1 794.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 3.2e-05 512 130 250 568320 25.7616 13.3755 105.54 419.348 564.208 564.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 6.4e-05 1024 50 700 179200 42.9504 13.5149 183.626 419.416 659.72 659.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 3.2e-05 4096 160 8925 566400 225.735 134.615 28348.5 3985.91 32695.1 32695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 0.000512 2048 102 1325 17280 5.22182 3.52086 59.1356 103.595 171.582 171.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 6.4e-05 4096 205 3375 225280 96.9025 55.5786 2991.37 1676.09 4820.08 4820.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 3.2e-05 2048 440 1275 547840 99.1433 56.1811 1390.01 1675.68 3221.17 3221.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 6.4e-05 4096 320 2175 287040 46.1703 55.594 2143.95 1676.08 3921.88 3921.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 6.4e-05 512 115 475 163840 24.8775 6.62029 42.7858 206.271 280.792 280.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000128 2048 130 775 143360 11.538 14.3477 183.312 418.542 627.814 627.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000128 2048 110 950 142720 17.6899 14.4488 239.147 417.628 689.017 689.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 3.2e-05 512 130 250 568320 25.7185 13.3553 75.0282 419.124 533.411 533.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 6.4e-05 1024 50 700 174080 42.5994 13.3364 126.042 412.32 594.512 594.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 3.2e-05 4096 160 8925 565760 225.488 134.657 19765.9 3985.22 24111.7 24112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 0.000512 2048 102 1325 17664 5.07949 3.56694 91.651 104.532 204.939 205.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 6.4e-05 4096 205 3375 225024 96.7907 55.5743 5185.38 1674.35 7012.24 7012.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 3.2e-05 2048 440 1275 546816 99.1137 55.9145 2393.72 1674.11 4223.02 4223.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 6.4e-05 4096 320 2175 287040 46.14 55.5851 3718.08 1677.44 5497.33 5497.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 6.4e-05 512 115 475 172032 24.084 6.61405 77.6929 206.397 315.032 315.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000128 2048 130 775 143808 11.5364 14.4343 317.687 419.397 763.127 763.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000128 2048 110 950 143232 17.7122 14.3647 414.911 421.297 868.389 868.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 3.2e-05 512 130 250 565248 25.828 13.3489 129.577 418.731 587.671 587.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 6.4e-05 1024 50 700 172032 42.8434 13.3228 215.089 412.562 684.03 684.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 3.2e-05 4096 160 8925 566016 225.348 134.512 34227.4 3984.56 38572.2 38572.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 0.000512 2048 102 1325 16896 5.25501 3.52221 63.1203 103.752 175.762 175.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 6.4e-05 4096 205 3375 224256 97.1031 55.5991 3478.69 1674.7 5306.24 5306.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 3.2e-05 2048 440 1275 546816 99.2356 55.9732 1616.39 1674.19 3445.96 3446.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 6.4e-05 4096 320 2175 286848 46.2141 55.5953 2502.97 1676.75 4281.61 4281.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 6.4e-05 512 115 475 147456 24.8008 6.53107 44.8828 198.195 274.646 274.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000128 2048 130 775 143616 11.5371 14.3995 213.845 419.117 658.972 659.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000128 2048 110 950 142848 17.7511 14.4086 278.647 419.046 729.956 730.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 3.2e-05 512 130 250 559104 25.892 13.2744 85.9555 416.685 541.986 542.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 330 6.4e-05 1024 50 700 172032 42.9163 13.5618 144.958 412.661 614.305 614.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 3.2e-05 4096 160 8925 565248 225.615 134.385 23050 3977.45 27387.9 27388.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 0.000512 2048 102 1325 17600 5.11453 3.56966 91.5885 104.601 204.99 205.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 6.4e-05 4096 205 3375 225600 97.2766 55.7387 5238.24 1675.62 7067.02 7067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 3.2e-05 2048 440 1275 547200 99.6223 56.1648 2408.03 1678.83 4242.82 4242.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 6.4e-05 4096 320 2175 287200 46.4507 55.7406 3754.97 1679.68 5536.93 5537.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 6.4e-05 512 115 475 166400 24.7463 6.63347 75.4251 206.42 313.468 313.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000128 2048 130 775 143600 11.6285 14.3848 318.749 419.208 764.048 764.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000128 2048 110 950 143200 17.8545 14.3845 415.742 419.219 867.304 867.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 3.2e-05 512 130 250 566400 25.908 13.3879 130.049 431.936 601.468 601.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 6.4e-05 1024 50 700 172800 42.979 13.3517 215.746 412.627 684.919 685.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 3.2e-05 4096 160 8925 566400 226.865 134.968 34633.6 3983.55 38979.4 38979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 0.000512 2048 102 1325 16800 5.28141 3.51802 65.6522 103.696 178.257 178.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 6.4e-05 4096 205 3375 225600 97.1809 55.7038 3498.94 1674.55 5326.52 5326.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 3.2e-05 2048 440 1275 547200 99.5937 56.1009 1606.4 1674.02 3436.28 3436.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 6.4e-05 4096 320 2175 286800 46.3667 55.7 2503.19 1674.53 4279.87 4279.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 6.4e-05 512 115 475 153600 25.8576 6.62698 46.637 206.29 285.653 285.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000128 2048 130 775 143600 11.594 14.4171 213.108 420.138 659.327 659.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000128 2048 110 950 143200 17.8222 14.3844 277.905 419.013 729.224 729.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 3.2e-05 512 130 250 563200 25.7583 13.31 86.3997 416.509 542.161 542.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 6.4e-05 1024 50 700 166400 43.9079 13.3468 139.477 412.364 609.313 609.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 3.2e-05 4096 160 8925 564800 226.966 134.947 23039.8 3985.78 27387.9 27388.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 0.000512 2048 102 1325 17472 5.05517 3.52269 88.0255 103.777 200.497 200.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 6.4e-05 4096 205 3375 224896 97.0519 55.6503 5022.25 1672.62 6847.72 6847.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 3.2e-05 2048 440 1275 546560 99.3943 56.1039 2334.64 1673.22 4163.53 4163.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 6.4e-05 4096 320 2175 286944 46.2338 55.6443 3609.58 1680.23 5391.76 5391.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 6.4e-05 512 115 475 157696 24.7173 6.56595 68.6812 202.061 302.261 302.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000128 2048 130 775 143808 11.5589 14.3565 309.447 419.072 754.509 754.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000128 2048 110 950 142912 17.756 14.3529 402.824 418.479 853.517 853.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 3.2e-05 512 130 250 566272 25.8112 13.3592 126.472 418.297 584.13 584.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 6.4e-05 1024 50 700 172032 43.1416 14.6166 209.911 413.633 681.524 681.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 3.2e-05 4096 160 8925 566272 225.359 134.599 33248.1 3975.67 37584.2 37584.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 0.000512 2048 102 1325 17024 5.27562 3.55123 60.8562 104.082 173.874 173.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 6.4e-05 4096 205 3375 224000 96.9528 55.5894 3266.98 1673.26 5092.93 5093.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 3.2e-05 2048 440 1275 544768 99.5292 56.2031 1518.3 1672.68 3346.88 3347.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 6.4e-05 4096 320 2175 286720 46.1475 55.5897 2352.46 1679.64 4133.91 4133.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 6.4e-05 512 115 475 143360 24.1272 6.43722 41.4046 192.534 264.745 264.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000128 2048 130 775 143360 11.514 14.3283 201.02 418.801 645.737 645.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000128 2048 110 950 142464 17.7538 14.3477 262.54 418.732 713.474 713.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 3.2e-05 512 130 250 566272 25.7773 13.3471 82.4551 418.373 540.137 540.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 330 6.4e-05 1024 50 700 157696 43.8015 13.3103 126.161 404.059 587.551 587.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 3.2e-05 4096 160 8925 564480 225.681 134.605 21598 3987.81 25946.5 25946.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 0.000512 2048 102 1325 17760 5.12602 3.57581 84.9547 104.774 198.542 198.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 6.4e-05 4096 205 3375 225600 97.1757 55.7114 4869.97 1674.14 6697.15 6697.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 3.2e-05 2048 440 1275 547200 99.6238 56.0901 2257.18 1673.83 4086.9 4087.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 6.4e-05 4096 320 2175 287040 46.3995 55.7141 3491.58 1675.43 5269.21 5269.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 6.4e-05 512 115 475 168960 24.4536 6.63277 71.3913 206.244 308.966 309.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000128 2048 130 775 143760 11.5855 14.3995 297.92 418.943 742.92 742.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000128 2048 110 950 143040 17.8108 14.3582 388.994 418.926 840.193 840.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 3.2e-05 512 130 250 564480 25.8264 13.3509 121.386 417.372 578.128 578.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 6.4e-05 1024 50 700 168960 43.4903 13.4431 198.842 414.62 670.618 670.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 3.2e-05 4096 160 8925 565440 226.219 134.732 32094.1 3977.5 36433 36433.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 0.000512 2048 102 1325 17280 5.24083 3.52659 60.5357 103.904 173.32 173.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 6.4e-05 4096 205 3375 224640 96.8193 55.5951 3234.96 1671.21 5058.73 5058.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 3.2e-05 2048 440 1275 545280 99.2283 55.908 1497.4 1671.46 3324.17 3324.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 6.4e-05 4096 320 2175 286560 46.2397 55.6543 2323.74 1679.71 4105.43 4105.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 6.4e-05 512 115 475 153600 25.8183 6.62371 43.9462 206.515 283.144 283.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000128 2048 130 775 143520 11.5565 14.4486 199.043 419.599 644.721 644.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000128 2048 110 950 142080 17.7523 14.3419 258.058 418.244 708.501 708.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 3.2e-05 512 130 250 560640 26.0108 13.3414 81.1783 419.768 540.489 540.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 6.4e-05 1024 50 700 168960 43.4143 13.5218 133.297 412.809 603.264 603.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 3.2e-05 4096 160 8925 564480 226.163 134.809 21475.4 4005.96 25842.7 25843.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 0.000512 2048 102 1325 17920 5.10989 3.59206 85.0588 104.979 198.851 198.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 6.4e-05 4096 205 3375 225280 97.0711 55.6012 4662.55 1677.49 6492.86 6492.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 3.2e-05 2048 440 1275 546816 99.4822 56.0477 2148.33 1678.05 3982.07 3982.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 6.4e-05 4096 320 2175 286976 46.2113 55.5903 3339.19 1681.8 5122.88 5122.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 6.4e-05 512 115 475 180224 23.8538 6.71181 72.9988 209.185 312.995 313.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000128 2048 130 775 143616 11.534 14.3402 284.006 419.015 728.97 729.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000128 2048 110 950 142848 17.7279 14.3479 370.558 418.338 821.076 821.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 3.2e-05 512 130 250 565248 25.7675 13.3219 116.327 418.113 573.708 573.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 6.4e-05 1024 50 700 180224 42.5577 13.8793 202.272 418.16 677.09 677.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 3.2e-05 4096 160 8925 566272 225.36 134.514 30880 3982.85 35223.1 35223.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 0.000512 2048 102 1325 16384 5.29776 3.46918 60.382 102.571 171.83 171.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 6.4e-05 4096 205 3375 223232 97.0364 55.5433 3300.48 1672.65 5125.85 5125.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 3.2e-05 2048 440 1275 544768 99.3769 55.9863 1522.66 1672.18 3350.37 3350.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 6.4e-05 4096 320 2175 286208 46.2107 55.5921 2380.69 1675.38 4157.95 4158.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 6.4e-05 512 115 475 163840 23.286 6.53517 47.3451 198.277 275.689 275.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000128 2048 130 775 143360 11.5304 14.334 202.435 418.865 647.237 647.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000128 2048 110 950 142336 17.7527 14.4772 263.577 418.628 714.536 714.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 3.2e-05 512 130 250 565248 25.772 13.3202 82.6981 418.143 540.122 540.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 330 6.4e-05 1024 50 700 180224 42.5839 13.484 143.992 418.319 618.593 618.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 3.2e-05 4096 160 8925 565248 226.449 134.828 21988.6 3995.72 26346.1 26346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 0.000512 2048 102 1344 17280 5.30445 3.57462 65.3033 104.716 179.013 179.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 810 6.4e-05 4096 205 3360 225792 96.8371 55.5868 3393.17 1676.95 5222.69 5222.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1840 3.2e-05 2048 440 1280 546304 99.8725 55.99 1755.76 1677.79 3589.58 3589.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 6.4e-05 4096 320 2176 287168 46.3529 55.5868 4286.98 1682.75 6071.75 6071.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 520 6.4e-05 512 115 480 172032 24.6548 6.70925 49.8708 211.274 292.748 292.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000128 2048 130 768 144320 11.6116 14.3422 377.693 419.501 823.223 823.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000128 2048 110 960 143104 17.8231 14.3524 463.819 419.517 915.614 915.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1140 3.2e-05 512 130 256 566272 26.0937 13.3523 149.941 419.53 609.101 609.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 330 6.4e-05 1024 50 704 180224 42.5415 13.4881 147.892 418.082 622.216 622.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 3.2e-05 4096 160 8928 566784 225.363 134.445 22604.4 3979.96 26944.6 26945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 0.000512 2048 102 1344 17152 5.14595 3.57776 95.7974 104.796 209.43 209.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 810 6.4e-05 4096 205 3360 225792 96.9954 55.6079 2182.23 1677.09 4012.07 4012.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 3.2e-05 2048 440 1280 545792 100.496 56.1542 2868.25 1676.8 4701.87 4702.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 6.4e-05 4096 320 2176 286976 46.4463 55.5927 4574.41 1676.95 6353.48 6353.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 520 6.4e-05 512 115 480 172032 24.6738 6.70909 32.5124 209.127 273.259 273.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000128 2048 130 768 144256 11.6172 14.3365 375.911 419.5 821.441 821.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1090 0.000128 2048 110 960 143104 17.8729 14.3421 496.708 419.583 948.611 948.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1140 3.2e-05 512 130 256 565248 26.1837 13.355 152.777 419.539 612.06 612.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 330 6.4e-05 1024 50 704 180224 42.5947 13.4884 116.286 418.032 590.614 590.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 3.2e-05 4096 160 8928 566272 225.83 134.546 14533.8 3981.56 18876.2 18876.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 0.000512 2048 102 1344 17120 5.33386 3.57584 65.7133 104.579 179.315 179.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 6.4e-05 4096 205 3360 225600 97.3798 55.709 3475.13 1675.64 5304.01 5304.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 3.2e-05 2048 440 1280 546560 100.033 56.2135 1623.55 1676.4 3456.35 3456.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 6.4e-05 4096 320 2176 287120 46.4404 55.7012 2517.13 1679.37 4298.72 4298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 6.4e-05 512 115 480 174080 24.6426 6.72886 51.3639 209.648 292.622 292.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1230 0.000128 2048 130 768 144320 11.6684 14.465 399.231 419.078 844.52 844.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000128 2048 110 960 143200 17.8524 14.3863 281.408 419.3 733.049 733.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 3.2e-05 512 130 256 565760 25.9908 13.3823 88.9804 419.03 547.57 547.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 330 6.4e-05 1024 50 704 179200 43.0197 13.5257 150.241 419.071 626.07 626.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 3.2e-05 4096 160 8928 566720 226.791 134.808 23192.9 3984.92 27539.8 27540.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 0.000512 2048 102 1344 16960 5.40672 3.54918 45.5351 104.236 158.845 158.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 6.4e-05 4096 205 3360 225280 97.1491 55.6709 2236.27 1675.73 4064.96 4065.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1840 3.2e-05 2048 440 1280 546560 99.7615 56.0579 1129.77 1676.15 2961.89 2962.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 6.4e-05 4096 320 2176 287040 46.2746 55.6736 1626.59 1679.43 3408.05 3408.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 520 6.4e-05 512 115 480 163840 24.9108 6.62528 31.6443 206.208 269.633 269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1230 0.000128 2048 130 768 144320 11.6122 14.3657 395.032 419.171 840.255 840.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000128 2048 110 960 143040 17.8532 14.3836 465.989 419.212 917.539 917.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1140 3.2e-05 512 130 256 565760 26.09 13.3734 149.309 421.01 609.966 610.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 330 6.4e-05 1024 50 704 179200 42.9528 13.5291 97.8175 419.127 573.641 573.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 3.2e-05 4096 160 8928 566400 225.821 134.616 14945 3979.17 19285 19285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 0.000512 2048 102 1344 17280 5.13434 3.5761 71.8224 104.812 185.456 185.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 6.4e-05 4096 205 3360 225408 96.9542 55.6568 3748.86 1674.36 5575.97 5576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 3.2e-05 2048 440 1280 546048 99.7706 56.1198 1757.61 1675.41 3589.07 3589.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 6.4e-05 4096 320 2176 287136 46.2868 55.6611 2710.98 1680.31 4493.31 4493.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 6.4e-05 512 115 480 165888 24.7655 6.62659 53.8727 206.145 291.652 291.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000128 2048 130 768 144288 11.604 14.3785 421.539 419.128 866.72 866.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000128 2048 110 960 143040 17.768 14.3525 304.085 420.979 757.285 757.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 3.2e-05 512 130 256 565248 25.8675 13.3616 96.1548 418.251 553.817 553.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 330 6.4e-05 1024 50 704 178176 42.6686 13.4533 161.652 416.171 634.158 634.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 3.2e-05 4096 160 8928 566784 225.546 134.485 25066.7 3979.8 29406.9 29407.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 0.000512 2048 102 1344 16896 5.41984 3.56426 47.0352 104.463 160.595 160.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 6.4e-05 4096 205 3360 225024 96.7783 55.6175 2388.37 1673.21 4214.12 4214.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 3.2e-05 2048 440 1280 545280 99.4377 56.1342 1121.06 1673.07 2949.86 2949.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 6.4e-05 4096 320 2176 287040 46.1619 55.6033 1723.57 1676.28 3501.71 3501.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 6.4e-05 512 115 480 159744 25.2382 6.61914 33.8115 206.343 272.247 272.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1230 0.000128 2048 130 768 144192 11.5568 14.396 427.712 419.039 872.777 872.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000128 2048 110 960 142848 17.7231 14.378 194.849 418.639 645.692 645.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 3.2e-05 512 130 256 565248 25.818 13.3427 62.5164 418.391 520.255 520.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 330 6.4e-05 1024 50 704 172032 42.8393 13.5153 101.292 412.291 570.152 570.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 3.2e-05 4096 160 8928 566016 225.348 134.549 15889.1 3979.65 20229 20229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 0.000512 2048 102 1344 17248 5.16499 3.58259 68.6684 104.873 182.403 182.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 6.4e-05 4096 205 3360 225344 97.3191 55.7117 3673.8 1675.4 5502.38 5502.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 3.2e-05 2048 440 1280 545664 100.038 56.1423 1725.53 1675.26 3557.13 3557.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 6.4e-05 4096 320 2176 287056 46.3995 55.7118 2661.94 1676 4440.14 4440.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 6.4e-05 512 115 480 164864 25.0072 6.6519 52.5015 211.647 296.193 296.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000128 2048 130 768 144256 11.5978 14.3548 224.97 431.694 682.696 682.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000128 2048 110 960 143136 17.8224 14.3742 299.823 419.042 751.168 751.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 3.2e-05 512 130 256 564480 25.99 13.3774 95.0474 418.368 552.976 553.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 6.4e-05 1024 50 704 179200 42.9998 13.8179 160.959 420.757 638.759 638.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 3.2e-05 4096 160 8928 566272 226.729 134.659 24431.9 4007.88 28801.6 28801.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 0.000512 2048 102 1344 16576 5.40083 3.52051 45.6953 103.822 158.553 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 6.4e-05 4096 205 3360 224896 97.07 55.6681 2355.12 1673.31 4181.31 4181.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 3.2e-05 2048 440 1280 544768 99.7297 56.0249 1110.61 1673.29 2939.83 2939.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 6.4e-05 4096 320 2176 286944 46.2623 55.6529 1723.46 1677.57 3503.02 3503.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 6.4e-05 512 115 480 157696 24.715 6.56646 32.5362 202.15 266.204 266.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000128 2048 130 768 144256 11.5979 14.594 384.743 419.239 830.253 830.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000128 2048 110 960 142912 17.7416 14.347 194.451 418.668 645.312 645.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 3.2e-05 512 130 256 562688 26.0199 13.3579 61.7135 418.397 519.669 519.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 330 6.4e-05 1024 50 704 172032 43.1986 13.7175 99.6563 413.686 570.475 570.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 3.2e-05 4096 160 8928 566272 225.506 134.62 15745.3 3979.62 20085.5 20085.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 0.000512 2048 102 1344 16128 5.42922 3.5024 38.3363 103.446 150.828 150.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 6.4e-05 4096 205 3360 224448 97.464 55.73 1931.12 1674.76 3759.22 3759.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 3.2e-05 2048 440 1280 542976 100.194 56.0701 910.921 1674.33 2741.67 2741.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 6.4e-05 4096 320 2176 286608 46.3589 55.7138 1426.67 1679.98 3208.8 3208.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 6.4e-05 512 115 480 150528 25.4218 6.57818 25.9459 202.319 260.503 260.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1230 0.000128 2048 130 768 143808 11.6347 14.3836 412.133 419.128 857.35 857.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000128 2048 110 960 142464 17.8394 14.3937 161.031 419.164 612.532 612.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 3.2e-05 512 130 256 564480 25.9921 13.3734 52.0204 418.798 510.37 510.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 330 6.4e-05 1024 50 704 172032 44.0315 13.531 82.4183 418.855 559.047 559.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 3.2e-05 4096 160 8928 564480 227.078 134.971 12906.4 3992.1 17260.9 17261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 0.000512 2048 102 1344 17152 5.16304 3.5865 71.4184 104.791 185.072 185.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 6.4e-05 4096 205 3360 225792 96.9826 55.5959 3732.2 1677.14 5562.07 5562.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 3.2e-05 2048 440 1280 545792 99.7656 56.0293 1761.39 1676.78 3594.13 3594.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 6.4e-05 4096 320 2176 286976 46.2377 55.5827 2723.23 1676.92 4502.05 4502.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 6.4e-05 512 115 480 172032 24.6755 6.70595 55.5477 209.135 296.315 296.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000128 2048 130 768 144256 11.5589 14.3319 229.979 419.511 675.457 675.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000128 2048 110 960 143104 17.7787 14.3398 306.086 419.433 757.745 757.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 3.2e-05 512 130 256 565248 25.9021 13.3612 97.3094 419.525 556.288 556.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 6.4e-05 1024 50 704 180224 42.5707 13.4879 164.669 418.022 638.97 639.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 3.2e-05 4096 160 8928 566272 225.801 134.52 24178.4 3981.31 28520.4 28520.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 0.000512 2048 102 1344 16896 5.484 3.5887 51.13 104.98 165.302 165.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 6.4e-05 4096 205 3360 225280 97.0368 55.5922 2513.03 1677.47 4343.28 4343.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 3.2e-05 2048 440 1280 544768 99.8157 56.1341 1185.3 1678.07 3019.49 3019.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 6.4e-05 4096 320 2176 286976 46.2678 55.5893 1849.31 1677.47 3628.73 3628.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 6.4e-05 512 115 480 163840 25.4492 6.71101 35.9771 209.297 277.68 277.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000128 2048 130 768 143872 11.5323 14.3564 156.426 419.043 601.433 601.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000128 2048 110 960 142336 17.7456 14.3324 207.096 418.284 657.561 657.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 3.2e-05 512 130 256 561152 26.0139 13.3293 66.5681 418.113 524.209 524.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 6.4e-05 1024 50 704 180224 42.5604 13.4822 111.412 418.17 585.843 586.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 3.2e-05 4096 160 8928 566272 225.453 134.507 15873.3 3989.73 20223.4 20223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 0.000512 2048 102 1344 16128 5.4248 3.5328 41.6703 103.756 154.497 154.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 6.4e-05 4096 205 3360 224256 97.1325 55.5953 2060.39 1674.94 3888.2 3888.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 3.2e-05 2048 440 1280 543744 99.7954 55.9159 981.111 1675.7 2812.68 2812.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 6.4e-05 4096 320 2176 286848 46.2459 55.6015 1521.63 1676.89 3300.45 3300.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 6.4e-05 512 115 480 147456 24.7999 6.53978 27.1461 198.199 256.921 257.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1230 0.000128 2048 130 768 144000 11.5929 14.3544 374.991 420.271 821.288 821.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000128 2048 110 960 142848 17.7461 14.4508 173.508 419.125 624.93 625.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 3.2e-05 512 130 256 559104 25.8873 13.2792 55.1437 416.633 511.125 511.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 330 6.4e-05 1024 50 704 172032 42.8702 13.4799 88.8709 412.664 558.094 558.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 3.2e-05 4096 160 8928 565248 225.614 134.312 13063.5 3981.68 17405.5 17405.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 0.000512 2048 102 1344 16992 5.15053 3.56922 90.1449 104.726 203.704 203.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 6.4e-05 4096 205 3360 225216 97.2273 55.7069 5291.12 1676.28 7120.48 7120.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 3.2e-05 2048 440 1280 546048 99.8381 56.1808 2481.01 1676.1 4313.29 4313.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 6.4e-05 4096 320 2176 286992 46.3811 55.7234 3811.52 1677.04 5590.74 5590.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 6.4e-05 512 115 480 165888 24.3468 6.5825 76.1076 204.315 311.597 311.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000128 2048 130 768 144144 11.5628 14.3544 321.765 419.329 767.082 767.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000128 2048 110 960 143136 17.8057 14.3642 430.634 419.34 882.25 882.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 3.2e-05 512 130 256 564480 26.018 13.3817 136.359 419.231 595.181 595.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 6.4e-05 1024 50 704 175104 42.8181 13.3962 226.603 414.591 697.624 697.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 3.2e-05 4096 160 8928 566208 226.248 134.625 35061.6 3977.97 39400.9 39401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 0.000512 2048 102 1344 16704 5.28077 3.54269 62.9279 104.081 175.944 176.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 6.4e-05 4096 205 3360 224640 97.0863 55.6532 3415.64 1675.55 5244.08 5244.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 3.2e-05 2048 440 1280 546048 99.6198 56.1233 1583.47 1676.04 3415.42 3415.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 6.4e-05 4096 320 2176 286848 46.225 55.6451 2462.83 1679.03 4243.81 4243.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 6.4e-05 512 115 480 147456 24.8265 6.54045 44.6826 198.041 274.329 274.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000128 2048 130 768 144000 11.561 14.3654 205.541 419.231 650.773 650.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000128 2048 110 960 142848 17.7904 14.3738 273.825 420.897 726.986 727.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 3.2e-05 512 130 256 562176 25.9018 13.3345 88.9003 417.449 545.772 545.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 6.4e-05 1024 50 704 165888 43.2093 13.2544 137.674 408.228 602.582 602.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 3.2e-05 4096 160 8928 565632 225.439 134.653 22940.2 3989.27 27290 27290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 0.000512 2048 102 1344 15552 5.42755 3.46925 51.7112 102.782 163.504 163.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 6.4e-05 4096 205 3360 222912 97.4253 55.6462 2767.61 1670.58 4591.4 4591.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 3.2e-05 2048 440 1280 542592 99.8846 55.9372 1294.06 1670.47 3120.52 3120.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 6.4e-05 4096 320 2176 286416 46.3837 55.6952 2010.41 1679.02 3791.59 3791.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 6.4e-05 512 115 480 165888 24.3802 6.58486 41.778 204.38 277.363 277.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000128 2048 130 768 143856 11.5718 14.4412 169.952 422.841 618.88 618.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000128 2048 110 960 142560 17.7716 14.36 226.851 418.062 677.146 677.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 3.2e-05 512 130 256 559872 26.0978 13.348 73.4662 417.651 530.741 530.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 330 6.4e-05 1024 50 704 165888 43.3212 13.2687 114.521 408.523 579.849 580.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 3.2e-05 4096 160 8928 565056 226.164 134.662 18587.6 3984.91 22933.7 22934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 0.000512 2048 102 1344 16960 5.0977 3.54746 88.1018 104.327 201.189 201.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 6.4e-05 4096 205 3360 225280 97.0523 55.6751 4990.23 1677.19 6820.29 6820.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 3.2e-05 2048 440 1280 546560 99.6321 56.0458 2327.06 1679.22 4162.13 4162.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 6.4e-05 4096 320 2176 287040 46.2418 55.6646 3599.62 1680.87 5382.48 5382.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 6.4e-05 512 115 480 163840 24.9017 6.62477 71.3701 206.403 309.539 309.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000128 2048 130 768 144320 11.5554 14.3623 301.448 421.902 749.338 749.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000128 2048 110 960 143040 17.7927 14.3827 403.265 419.607 855.148 855.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 3.2e-05 512 130 256 565760 25.8809 13.371 129.089 419.454 587.98 588.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 6.4e-05 1024 50 704 179200 42.9557 13.5206 216.499 419.593 692.787 692.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 3.2e-05 4096 160 8928 566400 225.67 134.622 33126.7 3980.55 37468 37468.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 0.000512 2048 102 1344 16640 5.2423 3.52256 64.0124 103.663 176.555 176.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 6.4e-05 4096 205 3360 225280 96.8805 55.594 3353.12 1677.3 5183.04 5183.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 3.2e-05 2048 440 1280 545280 99.5795 56.0824 1549.1 1677.81 3382.74 3382.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 6.4e-05 4096 320 2176 287040 46.1558 55.5924 2414.69 1682.44 4198.96 4199.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 6.4e-05 512 115 480 163840 24.8949 6.61555 47.7539 206.42 285.933 286.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000128 2048 130 768 144000 11.5316 14.3421 200.993 418.86 645.799 645.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000128 2048 110 960 142080 17.709 14.3364 268.345 417.925 718.418 718.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 3.2e-05 512 130 256 563200 25.9908 13.3489 85.478 419.9 544.902 545.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 6.4e-05 1024 50 704 174080 42.6221 13.3252 140.684 412.609 609.458 609.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 3.2e-05 4096 160 8928 565760 225.368 134.669 22196.2 3994.34 26551 26551.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 0.000512 2048 102 1344 16320 5.41283 3.51558 52.9929 103.905 165.941 166.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 6.4e-05 4096 205 3360 222720 97.1275 55.5851 2794.54 1671.21 4618.6 4618.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 3.2e-05 2048 440 1280 541440 99.8219 55.9381 1293.47 1670.69 3120.07 3120.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 6.4e-05 4096 320 2176 286560 46.2277 55.6661 2029.73 1676.46 3808.16 3808.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 6.4e-05 512 115 480 153600 25.8062 6.62362 38.0632 206.514 277.246 277.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000128 2048 130 768 144000 11.569 14.3537 169.211 421.499 616.702 616.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000128 2048 110 960 142080 17.7572 14.3471 225.872 418.236 676.314 676.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 3.2e-05 512 130 256 560640 25.9966 13.3437 71.9803 417.796 529.302 529.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 6.4e-05 1024 50 704 168960 43.4148 13.4412 115.349 412.806 585.225 585.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 3.2e-05 4096 160 8928 564480 226.108 134.769 18663.6 3993.42 23018.3 23018.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 0.000512 2048 102 1344 16896 5.1057 3.57485 80.7036 104.465 193.956 194.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 6.4e-05 4096 205 3360 225024 96.7791 55.5843 4691.42 1673.25 6517.18 6517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 3.2e-05 2048 440 1280 545280 99.4883 55.978 2203.18 1674.17 4032.98 4033.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 6.4e-05 4096 320 2176 287040 46.15 55.5868 3389.41 1676.37 5167.59 5167.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 6.4e-05 512 115 480 159744 25.2455 6.61526 65.7737 206.328 304.206 304.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000128 2048 130 768 144192 11.5343 14.3462 285.866 419.056 730.874 730.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000128 2048 110 960 142848 17.7313 14.329 381.834 418.553 832.547 832.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 3.2e-05 512 130 256 565248 25.8251 13.3496 122.202 418.524 580.089 580.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 6.4e-05 1024 50 704 172032 42.84 13.3163 197.639 412.292 666.303 666.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 3.2e-05 4096 160 8928 566016 225.382 134.512 31177.6 3977.66 35515.6 35515.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 0.000512 2048 102 1344 16128 5.4313 3.5281 58.4644 103.668 171.205 171.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 6.4e-05 4096 205 3360 224256 97.1208 55.5993 3051.2 1673.36 4877.42 4877.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 3.2e-05 2048 440 1280 543744 99.8089 55.993 1426.92 1672.96 3255.85 3255.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 6.4e-05 4096 320 2176 286848 46.2134 55.5927 2203.24 1675.39 3980.52 3980.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 6.4e-05 512 115 480 147456 24.7894 6.54218 40.2504 198.034 269.857 270.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000128 2048 130 768 144000 11.542 14.3503 186.631 418.763 631.36 631.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000128 2048 110 960 142848 17.7502 14.4422 248.714 418.711 699.721 699.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 3.2e-05 512 130 256 559104 25.8854 13.2774 79.7986 416.444 535.587 535.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 330 6.4e-05 1024 50 704 172032 42.9048 13.3186 129.63 412.318 598.388 598.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 3.2e-05 4096 160 8928 565248 225.632 134.365 20263.3 3974.16 24597.8 24598.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 410 0.000512 2048 102 1344 16128 5.38282 3.49411 53.1435 103 165.139 165.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 6.4e-05 4096 205 3360 223488 96.8288 55.5274 2625.38 1671.55 4449.43 4449.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 3.2e-05 2048 440 1280 543744 99.2887 56.0076 1235.29 1670.82 3061.57 3061.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 6.4e-05 4096 320 2176 286848 46.1542 55.606 1904.76 1677.74 3684.34 3684.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 6.4e-05 512 115 480 147456 24.7919 6.8975 34.6808 198.299 264.91 265.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000128 2048 130 768 143424 11.5176 14.3297 160.552 418.417 604.89 604.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000128 2048 110 960 141696 17.769 14.3302 213.863 418.372 664.439 664.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 3.2e-05 512 130 256 552960 25.948 13.193 67.5412 414.775 521.642 521.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 330 6.4e-05 1024 50 704 147456 43.6853 13.2219 96.0879 396.372 549.591 549.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 3.2e-05 4096 160 8928 564480 226.656 134.985 17452 4000.38 21814.5 21814.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 0.000512 2048 102 1344 16800 5.14826 3.56253 83.0643 104.486 196.369 196.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 6.4e-05 4096 205 3360 224800 97.5275 55.7363 4625.61 1673.81 6452.84 6452.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 3.2e-05 2048 440 1280 545600 99.991 56.1603 2159.55 1675.47 3991.34 3991.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 6.4e-05 4096 320 2176 287000 46.4648 55.7423 3334.94 1679.64 5116.87 5116.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 6.4e-05 512 115 480 166400 24.7476 6.6352 67.2764 206.199 305.097 305.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000128 2048 130 768 144000 11.6122 14.3708 279.628 418.778 724.464 724.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000128 2048 110 960 142800 17.8852 14.4009 374.423 418.691 825.507 825.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 3.2e-05 512 130 256 563200 26.0816 13.3939 119.656 418.623 577.944 578.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 6.4e-05 1024 50 704 172800 42.9927 13.6397 195.227 412.173 664.252 664.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 3.2e-05 4096 160 8928 566400 226.851 134.976 30785.6 3979.54 35127.4 35127.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 0.000512 2048 102 1344 16000 5.31773 3.51773 58.7095 103.785 171.441 171.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 6.4e-05 4096 205 3360 224000 97.3429 55.6995 3251.96 1676.16 5081.29 5081.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 3.2e-05 2048 440 1280 544000 100.117 56.0488 1512.85 1675.44 3344.61 3344.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 6.4e-05 4096 320 2176 286400 46.3668 55.696 2354.3 1679.32 4135.76 4135.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 6.4e-05 512 115 480 153600 25.8622 6.62938 43.9627 206.467 283.158 283.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000128 2048 130 768 144000 11.6019 14.3626 196.787 419.417 642.238 642.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000128 2048 110 960 142400 17.8545 14.3811 261.957 419.372 713.663 713.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 3.2e-05 512 130 256 556800 26.1212 13.3123 83.1997 416.851 539.668 539.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 6.4e-05 1024 50 704 166400 43.9276 13.3728 132.104 412.705 602.324 602.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 3.2e-05 4096 160 8928 564800 226.962 134.953 21766.7 3995.63 26124.6 26125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 0.000512 2048 102 1344 15600 5.51059 3.53629 51.9644 103.97 165.094 165.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 6.4e-05 4096 205 3360 223200 97.5691 55.7341 2673.46 1675.09 4501.99 4502.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 3.2e-05 2048 440 1280 542400 100.629 56.1045 1247.17 1674.52 3078.59 3078.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 6.4e-05 4096 320 2176 286200 46.4427 55.7576 1936.99 1677.34 3716.61 3716.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 6.4e-05 512 115 480 153600 25.8602 6.64029 36.8947 206.787 276.761 276.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000128 2048 130 768 143400 11.5849 14.4161 162.556 417.673 606.302 606.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000128 2048 110 960 141600 17.793 14.338 216.58 416.784 665.592 665.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 3.2e-05 512 130 256 556800 26.4453 13.3882 69.2794 418.717 528.012 528.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 330 6.4e-05 1024 50 704 172800 43.0342 14.1114 114.712 412.495 584.571 584.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 3.2e-05 4096 160 8928 564000 227.633 135.155 17836.4 3998.11 22197.7 22198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 0.000512 2048 102 1344 16576 5.09213 3.52371 79.0381 103.892 191.659 191.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 6.4e-05 4096 205 3360 224896 97.0841 55.6683 4536.28 1674.47 6363.64 6363.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 3.2e-05 2048 440 1280 544768 99.7228 56.0364 2119.67 1674.19 3949.78 3949.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 6.4e-05 4096 320 2176 286944 46.2429 55.6585 3280.53 1676.85 5059.36 5059.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 6.4e-05 512 115 480 157696 24.7048 6.56253 62.4843 202.28 296.27 296.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000128 2048 130 768 144256 11.5651 14.3762 276.179 419.531 721.726 721.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000128 2048 110 960 142912 17.7648 14.3802 367.948 418.933 819.125 819.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 3.2e-05 512 130 256 562688 26.0201 13.3599 116.563 418.849 574.979 575.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 6.4e-05 1024 50 704 172032 43.1328 13.3571 189.473 413.958 660.139 660.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 3.2e-05 4096 160 8928 566272 225.4 134.558 30211.1 3986.35 34557.9 34558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 410 0.000512 2048 102 1344 16128 5.30138 3.54714 57.3589 104.21 170.525 170.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 6.4e-05 4096 205 3360 224000 96.9479 55.5951 3156.37 1675.3 4984.36 4984.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 3.2e-05 2048 440 1280 544768 99.569 56.0048 1477.66 1675.79 3309.18 3309.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 6.4e-05 4096 320 2176 286720 46.1353 55.5956 2285.07 1677.81 4064.7 4064.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 6.4e-05 512 115 480 143360 24.1132 6.43552 40.1232 192.765 263.675 263.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000128 2048 130 768 143808 11.5236 14.3892 192.492 419.29 637.764 637.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000128 2048 110 960 142464 17.7546 14.4056 256.589 419.249 708.1 708.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 3.2e-05 512 130 256 559104 26.2294 13.3333 81.4776 418.888 540.234 540.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 330 6.4e-05 1024 50 704 157696 43.7984 13.2305 122.223 404.561 584.033 584.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 3.2e-05 4096 160 8928 564480 225.675 134.67 21071.2 3987.36 25419.3 25419.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 410 0.000512 2048 102 1344 14784 5.36736 3.4361 47.3255 102.102 158.347 158.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 6.4e-05 4096 205 3360 223104 97.2333 55.6619 2574.56 1675.85 4403.44 4403.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 3.2e-05 2048 440 1280 542976 100.096 56 1207.42 1675.91 3039.59 3039.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 6.4e-05 4096 320 2176 286272 46.2235 55.6706 1865.56 1675.95 3643.5 3643.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 6.4e-05 512 115 480 129024 27.2851 6.56589 29.9492 202.45 266.495 266.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000128 2048 130 768 143808 11.5635 14.3627 157.814 419.583 603.397 603.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000128 2048 110 960 142464 17.8075 14.3894 210.686 419.519 662.502 662.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 3.2e-05 512 130 256 559104 26.2691 13.3535 67.4772 418.945 526.237 526.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 330 6.4e-05 1024 50 704 150528 44.7773 13.2396 96.38 407.759 562.372 562.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 3.2e-05 4096 160 8928 564480 225.694 134.682 17220.4 4012.46 21593.6 21594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 0.000512 2048 102 1344 16800 5.16854 3.57376 80.8559 104.771 194.478 194.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 6.4e-05 4096 205 3360 224640 97.3294 55.7135 4468.91 1674.14 6296.23 6296.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 3.2e-05 2048 440 1280 545280 100.029 56.0558 2075.14 1673.83 3905.21 3905.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 6.4e-05 4096 320 2176 286800 46.3697 55.718 3235.29 1675.4 5012.86 5012.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 6.4e-05 512 115 480 168960 24.4614 6.63354 65.5388 206.333 303.205 303.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000128 2048 130 768 144000 11.5855 14.4035 269.57 418.791 714.424 714.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000128 2048 110 960 143040 17.8094 14.3813 360.456 418.803 811.551 811.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 3.2e-05 512 130 256 560640 26.0238 13.3535 112.908 417.442 569.915 570.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 6.4e-05 1024 50 704 168960 43.488 13.5295 181.208 412.25 650.687 650.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 3.2e-05 4096 160 8928 565440 226.206 134.716 29840.9 3977.92 34180.2 34180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 0.000512 2048 102 1344 16320 5.27386 3.52038 60.492 103.901 173.299 173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 6.4e-05 4096 205 3360 222720 97.1299 55.5808 3122.78 1671.2 4946.83 4946.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 3.2e-05 2048 440 1280 541440 99.8464 56.0164 1466.48 1670.75 3293.25 3293.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 6.4e-05 4096 320 2176 286560 46.228 55.6646 2270.66 1676.46 4049.09 4049.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 6.4e-05 512 115 480 153600 25.8092 6.62349 43.0198 206.515 282.207 282.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000128 2048 130 768 144000 11.563 14.3535 192.39 421.179 639.554 639.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000128 2048 110 960 142080 17.754 14.3995 255.831 418.242 706.326 706.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 3.2e-05 512 130 256 560640 26.0038 13.3345 81.3149 417.786 538.622 538.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 6.4e-05 1024 50 704 168960 43.4221 13.3857 130.987 412.801 600.811 600.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 3.2e-05 4096 160 8928 564480 226.117 134.8 20863.9 3997.6 25222.8 25223.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 410 0.000512 2048 102 1344 14400 5.40816 3.41619 47.1184 101.648 157.708 157.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 6.4e-05 4096 205 3360 221760 97.6874 55.6831 2614.14 1672.07 4439.73 4439.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 3.2e-05 2048 440 1280 541440 100.103 56.0804 1217.05 1670.98 3044.38 3044.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 6.4e-05 4096 320 2176 285840 46.3692 55.6998 1902.53 1678.35 3683.03 3683.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 6.4e-05 512 115 480 138240 23.3451 6.05798 32.6006 185.981 248.225 248.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000128 2048 130 768 143280 11.6068 14.3803 159.604 418.609 604.278 604.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000128 2048 110 960 142560 17.8299 14.4806 212.784 420.299 665.495 665.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 3.2e-05 512 130 256 552960 26.4975 13.3579 66.9726 417.858 524.872 525.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 330 6.4e-05 1024 50 704 161280 42.9914 13.228 103.961 402.665 563.059 563.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 3.2e-05 4096 160 8928 561600 228.662 135.154 17496.4 3997.68 21858.3 21858.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 0.000512 2048 102 1344 16896 5.15555 3.59219 78.6998 104.983 192.541 192.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 6.4e-05 4096 205 3360 225280 97.0724 55.5874 4444.42 1677.56 6274.78 6274.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 3.2e-05 2048 440 1280 544768 99.8266 56.0677 2077.5 1677.22 3910.78 3910.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 6.4e-05 4096 320 2176 286976 46.216 55.5868 3206.67 1677.56 4986.11 4986.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 6.4e-05 512 115 480 163840 25.4412 6.70515 63.4487 209.194 305.031 305.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000128 2048 130 768 143872 11.549 14.3388 269.514 419.105 714.581 714.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000128 2048 110 960 142336 17.7358 14.3852 359.456 418.355 810.04 810.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 3.2e-05 512 130 256 561152 25.9932 13.3278 113.956 418.243 571.708 571.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 6.4e-05 1024 50 704 180224 42.5525 13.4881 195.589 418.182 670.025 670.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 3.2e-05 4096 160 8928 566272 225.343 134.472 29475 3989.18 33824.4 33824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 410 0.000512 2048 102 1344 15360 5.41488 3.46522 58.1696 102.567 169.733 169.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 6.4e-05 4096 205 3360 223232 97.0567 55.5492 2985.74 1672.65 4811.14 4811.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 3.2e-05 2048 440 1280 540672 100.016 55.8606 1397.07 1672.92 3226.03 3226.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 6.4e-05 4096 320 2176 286208 46.2269 55.5969 2162.89 1680.74 3945.53 3945.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 6.4e-05 512 115 480 131072 26.2468 6.53779 35.0467 198.277 266.349 266.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000128 2048 130 768 143360 11.5376 14.4415 182.756 418.66 627.468 627.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000128 2048 110 960 142336 17.7641 14.3335 244.389 418.614 695.205 695.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 3.2e-05 512 130 256 557056 26.2517 13.3257 77.4296 418.201 535.394 535.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 330 6.4e-05 1024 50 704 180224 42.5938 13.4831 133.545 418.318 608.159 608.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 3.2e-05 4096 160 8928 565248 226.461 134.881 19978 3996.29 24336 24336.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 410 0.000512 2048 102 1344 15360 5.49565 3.55139 50.1851 104.168 163.515 163.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 6.4e-05 4096 205 3360 221184 97.1021 55.4098 2714.98 1665.87 4533.5 4533.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 3.2e-05 2048 440 1280 540672 99.379 55.8712 1269.23 1664.95 3089.61 3089.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 6.4e-05 4096 320 2176 286464 46.1844 55.5892 1990.33 1674.19 3766.38 3766.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 6.4e-05 512 115 480 147456 24.8236 6.53517 35.8749 198.13 265.599 265.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000128 2048 130 768 142848 11.5261 14.3655 166.262 417.142 609.368 609.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000128 2048 110 960 141312 17.75 14.356 222.608 417.083 671.902 671.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 3.2e-05 512 130 256 552960 25.6843 13.1277 69.6871 412.225 520.908 521.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 330 6.4e-05 1024 50 704 147456 43.7181 13.162 99.7275 396.033 552.853 553.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 3.2e-05 4096 160 8928 565248 224.656 134.306 18310.9 3980.48 22650.7 22651.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 0.000512 2048 102 1360 17536 5.28374 3.57584 66.9213 104.619 180.516 180.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 810 6.4e-05 4096 205 3360 225536 96.8771 55.6012 3439.95 1675.33 5267.91 5268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1840 3.2e-05 2048 440 1280 546304 99.8231 56.036 1792.56 1676.11 3624.7 3624.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 6.4e-05 4096 320 2200 286784 46.3401 55.602 4468.77 1679.96 6250.75 6250.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 520 6.4e-05 512 115 480 184320 23.4497 6.70634 55.5383 208.921 294.858 295.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 0.000128 2048 130 760 144384 11.5876 14.4266 382.321 419.176 827.584 827.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000128 2048 110 960 142848 17.8166 14.3933 472.735 419.209 924.259 924.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1140 3.2e-05 512 130 280 558080 26.5099 13.3571 165.387 419.103 624.547 624.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 6.4e-05 1024 50 680 169984 44.1635 13.4843 138.14 417.621 613.629 613.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 3.2e-05 4096 160 8920 566528 225.601 134.528 22978.8 3978.75 27318.1 27318.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 0.000512 2048 102 1360 17408 5.43965 3.58186 47.1642 104.932 161.232 161.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 810 6.4e-05 4096 205 3360 225280 97.114 55.6077 2212.5 1677.14 4042.51 4042.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1840 3.2e-05 2048 440 1280 545792 99.8381 55.9711 1289.08 1677.89 3122.95 3123.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 6.4e-05 4096 320 2200 286592 46.4223 55.6032 4336.5 1677.24 6115.86 6115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 520 6.4e-05 512 115 480 180224 23.8698 6.70925 35.2116 209.211 275.244 275.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000128 2048 130 760 144384 11.6009 14.3448 381.432 419.483 826.94 827.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1090 0.000128 2048 110 960 142848 17.8723 14.379 509.058 419.481 960.898 961.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1140 3.2e-05 512 130 280 557056 26.6401 13.3579 160.595 419.396 620.186 620.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 330 6.4e-05 1024 50 680 167936 44.3825 13.484 108.153 418.066 584.304 584.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 3.2e-05 4096 160 8920 566272 225.766 134.516 14799.7 3981.7 19142.1 19142.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 0.000512 2048 102 1360 17440 5.12954 3.57376 72.0762 104.559 185.45 185.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 6.4e-05 4096 205 3360 225600 97.3197 55.701 3935.37 1675.39 5763.94 5764.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 3.2e-05 2048 440 1280 546560 99.8993 56.1066 1845.57 1675.3 3677.06 3677.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 6.4e-05 4096 320 2200 286720 46.3993 55.7146 2885.91 1675.8 4663.9 4663.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 6.4e-05 512 115 480 184320 23.6506 6.73334 63.5231 209.624 303.775 303.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1230 0.000128 2048 130 760 144400 11.6304 14.3748 439.657 419.177 884.916 884.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000128 2048 110 960 142880 17.8491 14.4691 320.976 419.23 772.625 772.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 3.2e-05 512 130 280 558080 26.3996 13.3885 108.829 419.096 567.905 568.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 6.4e-05 1024 50 680 168960 44.4606 13.5256 155.667 418.999 632.863 633.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 3.2e-05 4096 160 8920 566400 226.87 135.006 26310 3981.32 30653.7 30654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 0.000512 2048 102 1360 17280 5.39539 3.54742 51.4151 104.334 164.806 164.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 6.4e-05 4096 205 3360 225280 97.0778 55.6913 2486.79 1677.21 4316.92 4317.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 3.2e-05 2048 440 1280 546560 99.6637 56.234 1167.48 1677.11 3000.66 3000.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 6.4e-05 4096 320 2200 286560 46.2451 55.6636 1824.14 1677.21 3603.35 3603.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 6.4e-05 512 115 480 174080 23.9602 6.62301 38.6382 206.468 275.924 276.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1230 0.000128 2048 130 760 144320 11.5912 14.4425 434.404 419.625 880.139 880.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000128 2048 110 960 142720 17.791 14.4323 204.194 419.748 656.266 656.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 3.2e-05 512 130 280 558080 26.4599 13.3834 180.405 419.4 639.842 639.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 330 6.4e-05 1024 50 680 168960 44.3794 13.5148 100.239 419.465 577.811 577.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 3.2e-05 4096 160 8920 565760 226.277 136.599 16581 4000.77 20945.1 20945.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 0.000512 2048 102 1360 17280 5.47706 3.57222 42.6963 104.775 156.635 156.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 810 6.4e-05 4096 205 3360 224640 97.3437 55.7281 2024.59 1674.15 3851.96 3852.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1840 3.2e-05 2048 440 1280 545280 100.047 56.0742 1222.93 1673.94 3053.16 3053.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 6.4e-05 4096 320 2200 286560 46.4557 55.7135 4928.55 1675.53 6706.32 6706.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 520 6.4e-05 512 115 480 168960 24.475 6.62918 31.1998 206.35 268.894 269.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000128 2048 130 760 144240 11.604 14.3481 438.635 418.792 883.457 883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000128 2048 110 960 142560 17.874 14.3852 517.987 418.806 969.161 969.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1140 3.2e-05 512 130 280 552960 26.614 13.3529 178.824 422.132 641.116 641.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 330 6.4e-05 1024 50 680 161280 44.505 13.355 78.9727 412.262 549.305 549.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 3.2e-05 4096 160 8920 565440 226.178 134.727 13502.5 3977.51 17841.3 17841.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 0.000512 2048 102 1360 17472 5.12973 3.5767 69.5191 104.852 183.19 183.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 6.4e-05 4096 205 3360 225408 96.9731 55.6582 3602.98 1675.04 5430.79 5430.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 3.2e-05 2048 440 1280 546048 99.7989 56.0222 1693.33 1674.93 3524.25 3524.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 6.4e-05 4096 320 2200 286752 46.2597 55.6325 2634.79 1676.26 4413.03 4413.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 6.4e-05 512 115 480 178176 23.5004 6.6209 56.2167 206.224 292.804 292.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000128 2048 130 760 144384 11.5685 14.3734 220.197 419.315 665.531 665.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000128 2048 110 960 142656 24.947 14.3695 292.507 421.829 753.761 753.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 3.2e-05 512 130 280 556032 26.3924 13.3653 99.1638 418.459 557.569 557.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 6.4e-05 1024 50 680 168960 44.0025 13.4517 143.498 416.347 617.514 617.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 3.2e-05 4096 160 8920 566400 225.867 134.722 24065.4 3979.24 28405.7 28406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 0.000512 2048 102 1360 17280 5.39978 3.56525 47.7058 104.464 161.253 161.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 6.4e-05 4096 205 3360 225024 96.7802 55.5786 2349.41 1673.21 4175.12 4175.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 3.2e-05 2048 440 1280 545280 99.4418 56.0351 1102.68 1673.11 2931.43 2931.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 6.4e-05 4096 320 2200 286656 46.1475 55.5883 1715.89 1678.4 3496.1 3496.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 6.4e-05 512 115 480 172032 24.0863 6.61334 35.8302 206.251 273.021 273.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1230 0.000128 2048 130 760 144192 11.5649 14.3342 379.087 419.234 824.302 824.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000128 2048 110 960 142464 17.7393 14.4092 191.545 422.713 646.509 646.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 3.2e-05 512 130 280 556032 26.3349 13.343 65.0818 418.382 523.329 523.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 330 6.4e-05 1024 50 680 165888 43.8742 13.3257 92.9184 412.287 562.621 562.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 3.2e-05 4096 160 8920 566016 225.386 134.476 15628.7 3980.04 19969 19969.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 0.000512 2048 102 1360 16704 5.41171 3.53997 38.3747 104.077 151.521 151.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 6.4e-05 4096 205 3360 224640 97.1497 55.6503 1932.15 1675.27 3760.37 3760.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 3.2e-05 2048 440 1280 546048 99.6656 56.0491 909.974 1674.97 2740.83 2740.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 6.4e-05 4096 320 2200 286560 46.2261 55.6444 1412.01 1675.25 3189.2 3189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 6.4e-05 512 115 480 165888 23.0753 7.03046 29.1029 198.024 257.48 257.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1230 0.000128 2048 130 760 144288 11.6101 14.4108 386.996 419.226 832.323 832.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000128 2048 110 960 142272 17.8114 14.3638 158.096 419.238 609.612 609.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 3.2e-05 512 130 280 552960 26.443 13.3366 54.3839 417.328 511.678 511.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 330 6.4e-05 1024 50 680 156672 44.4917 13.3172 72.76 408.355 539.136 539.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 3.2e-05 4096 160 8920 565632 226.178 134.857 12925.3 3982.15 17269 17269.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 0.000512 2048 102 1360 17472 5.14589 3.57494 89.5873 104.859 203.279 203.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 6.4e-05 4096 205 3360 225344 97.303 55.7182 5123.72 1675.27 6952.16 6952.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 3.2e-05 2048 440 1280 545664 99.9535 56.1814 2431.52 1677.74 4265.57 4265.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 6.4e-05 4096 320 2200 286720 46.3892 55.7074 3759.74 1678.73 5540.65 5540.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 6.4e-05 512 115 480 179200 23.5717 6.64931 80.3026 206.881 317.65 317.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000128 2048 130 760 144368 11.5896 14.3834 315.477 418.955 760.485 760.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000128 2048 110 960 142688 17.8452 14.5233 424.108 419.056 875.637 875.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 3.2e-05 512 130 280 555520 26.482 13.3716 142.44 418.378 600.855 601.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 6.4e-05 1024 50 680 168448 44.4411 13.528 208.898 418.476 685.556 685.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 3.2e-05 4096 160 8920 565824 226.893 134.901 34048.3 3980.55 38391.1 38391.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 0.000512 2048 102 1360 17024 5.24502 3.51622 60.2337 103.822 172.93 173.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 6.4e-05 4096 205 3360 224896 97.0158 55.6652 3227.52 1673.29 5053.64 5053.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 3.2e-05 2048 440 1280 544768 99.6964 55.9854 1520.9 1673.2 3349.94 3350.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 6.4e-05 4096 320 2200 286496 46.2438 55.6524 2361.06 1679.03 4142.07 4142.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 6.4e-05 512 115 480 172032 23.2731 6.57088 49.8639 202.142 282.099 282.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000128 2048 130 760 144256 11.5569 14.3652 195.953 419.254 641.203 641.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000128 2048 110 960 142464 17.7703 14.3875 264.796 418.589 715.647 715.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 3.2e-05 512 130 280 555520 26.4252 13.3591 91.0612 418.388 549.422 549.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 330 6.4e-05 1024 50 680 164864 44.1642 13.3611 127.565 413.676 598.986 599.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 3.2e-05 4096 160 8920 565376 226.114 134.904 21466.3 3991.01 25818.8 25819.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 0.000512 2048 102 1360 16800 5.40688 3.50822 52.404 103.434 164.868 164.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 6.4e-05 4096 205 3360 224448 97.4552 55.7401 2624.69 1674.53 4452.55 4452.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 3.2e-05 2048 440 1280 542976 100.193 56.1097 1238.22 1674.19 3068.87 3069.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 6.4e-05 4096 320 2200 286272 46.358 55.7035 1928.02 1678.73 3708.89 3708.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 6.4e-05 512 115 480 172032 23.326 6.57299 40.9842 202.3 273.423 273.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1230 0.000128 2048 130 760 144144 11.5876 14.4404 581.374 419.024 1026.5 1026.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000128 2048 110 960 142464 17.8295 14.3675 218.221 422.202 672.72 672.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 3.2e-05 512 130 280 553728 26.5604 13.3708 75.0799 418.671 533.87 534.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 330 6.4e-05 1024 50 680 161280 45.3831 13.5853 102.813 418.785 580.786 580.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 3.2e-05 4096 160 8920 564480 227.045 134.955 17428.3 3987.48 21778.2 21778.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 0.000512 2048 102 1360 17408 5.11965 3.57584 86.0078 104.798 199.608 199.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 6.4e-05 4096 205 3360 225280 97.0004 55.5922 4773.91 1677.04 6603.68 6603.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 3.2e-05 2048 440 1280 545792 99.652 55.9821 2252 1679.15 4086.94 4087.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 6.4e-05 4096 320 2200 286592 46.2305 55.593 3483.84 1680.65 5266.39 5266.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 6.4e-05 512 115 480 180224 23.8519 6.71334 76.0319 209.123 315.959 316.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000128 2048 130 760 144384 11.5609 14.4485 290.185 419.554 735.818 735.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000128 2048 110 960 142848 17.7882 14.3653 392.897 419.521 844.672 844.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 3.2e-05 512 130 280 557056 26.3812 13.353 133.301 419.391 592.611 592.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 6.4e-05 1024 50 680 167936 44.3206 13.482 193.353 418.025 669.394 669.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 3.2e-05 4096 160 8920 566272 225.538 134.488 31468.9 3981.3 35810.6 35811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 0.000512 2048 102 1360 17408 5.32467 3.58854 61.1539 104.886 175.067 175.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 6.4e-05 4096 205 3360 225280 97.0527 55.595 3049.96 1675.89 4878.65 4878.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 3.2e-05 2048 440 1280 544768 99.8089 56.0439 1439.22 1675.57 3270.8 3270.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 6.4e-05 4096 320 2200 286464 46.2152 55.5914 2244.77 1676.09 4022.74 4022.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 6.4e-05 512 115 480 180224 23.86 6.7081 49.9328 213.042 293.78 293.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000128 2048 130 760 144128 11.538 14.3524 187.05 418.678 631.691 631.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000128 2048 110 960 142336 17.734 14.3343 250.93 417.883 700.986 701.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 3.2e-05 512 130 280 552960 26.4695 13.3325 86.4195 417.658 544.065 544.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 6.4e-05 1024 50 680 163840 44.8777 13.4859 119.849 417.761 596.195 596.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 3.2e-05 4096 160 8920 566272 225.588 134.557 19563.7 3983.8 23908.1 23908.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 0.000512 2048 102 1360 16896 5.39744 3.52522 50.5814 103.678 163.301 163.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 6.4e-05 4096 205 3360 224256 97.1485 55.6038 2463.15 1673.52 4289.56 4289.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 3.2e-05 2048 440 1280 543744 99.7727 56.0728 1161.78 1673.12 2990.91 2991.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 6.4e-05 4096 320 2200 286464 46.2025 55.6134 1814.79 1675.6 3592.28 3592.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 6.4e-05 512 115 480 147456 24.8271 6.53632 33.125 198.058 262.78 262.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000128 2048 130 760 144000 11.5304 14.4838 151.867 418.731 596.687 596.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000128 2048 110 960 142080 17.778 14.332 202.629 418.817 653.658 653.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 3.2e-05 512 130 280 552960 26.237 13.2825 70.4533 416.401 526.557 526.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 330 6.4e-05 1024 50 680 159744 44.6641 13.3222 95.0766 412.363 565.643 565.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 3.2e-05 4096 160 8920 565248 225.621 134.398 15924.1 3987.41 20272 20272.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 0.000512 2048 102 1360 17280 5.13622 3.57565 85.9762 104.745 199.539 199.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 6.4e-05 4096 205 3360 225216 97.2566 55.7053 4899.43 1676.51 6729.05 6729.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 3.2e-05 2048 440 1280 546048 99.8924 56.125 2309.25 1676.48 4141.91 4142.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 6.4e-05 4096 320 2200 286704 46.3648 55.7132 3568.83 1681.69 5352.68 5352.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 6.4e-05 512 115 480 175104 23.4507 6.58022 76.5718 204.339 311.179 311.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000128 2048 130 760 144288 11.5796 14.3811 295.549 423.973 745.557 745.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000128 2048 110 960 142560 17.8371 14.412 400.595 423.799 856.749 856.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 3.2e-05 512 130 280 557568 26.384 13.3828 138.174 423.785 601.912 602.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 6.4e-05 1024 50 680 165888 44.2258 13.4035 194.34 414.651 666.833 666.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 3.2e-05 4096 160 8920 565632 226.95 134.95 32538.5 3984.74 36885.5 36885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 0.000512 2048 102 1360 16704 5.28 3.54006 61.5913 104.068 174.592 174.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 6.4e-05 4096 205 3360 224640 97.1262 55.6515 3167.59 1675.41 4995.92 4996.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 3.2e-05 2048 440 1280 546048 99.6591 56.0087 1494.77 1675.03 3325.64 3325.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 6.4e-05 4096 320 2200 286560 46.2658 55.6421 2314.2 1675.38 4091.57 4091.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 6.4e-05 512 115 480 165888 35.4815 6.54115 47.3059 198.037 287.725 287.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000128 2048 130 760 144288 11.5692 14.4171 191.83 423.504 641.394 641.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000128 2048 110 960 142272 17.8085 14.4031 259.004 419.164 710.479 710.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 3.2e-05 512 130 280 552960 26.4363 13.3393 88.5944 417.356 545.915 546.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 330 6.4e-05 1024 50 680 156672 44.4784 13.8065 118.668 408.201 585.371 585.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 3.2e-05 4096 160 8920 565632 226.16 134.839 21030.6 4005.23 25397.3 25397.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 0.000512 2048 102 1360 16416 5.39443 3.46848 55.2042 102.791 166.973 167.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 6.4e-05 4096 205 3360 222912 97.3574 55.6518 2781.34 1670.72 4605.21 4605.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 3.2e-05 2048 440 1280 542592 99.8505 55.9475 1311.74 1670.25 3137.94 3138.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 6.4e-05 4096 320 2200 285984 46.3651 55.7117 2044.85 1675.33 3822.33 3822.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 6.4e-05 512 115 480 165888 24.3724 6.58202 41.7647 204.398 277.355 277.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000128 2048 130 760 143856 11.5692 14.377 169.684 423.317 619.02 619.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000128 2048 110 960 141696 17.8266 14.3623 228.784 418.082 679.157 679.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 3.2e-05 512 130 280 552960 26.4875 13.3509 78.1295 417.695 535.841 535.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 330 6.4e-05 1024 50 680 152064 45.2824 13.3345 103.037 408.565 570.435 570.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 3.2e-05 4096 160 8920 565056 226.205 134.7 18596.6 3982.89 22940.8 22941.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 410 0.000512 2048 102 1360 16128 5.38349 3.48918 49.61 102.919 161.515 161.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 6.4e-05 4096 205 3360 223488 96.8188 55.5266 2492.45 1670.11 4315.05 4315.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 3.2e-05 2048 440 1280 543744 99.335 55.8492 1173.45 1669.35 2998.16 2998.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 6.4e-05 4096 320 2200 286272 46.1473 55.5827 1831.54 1676.28 3609.64 3609.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 6.4e-05 512 115 480 147456 24.7848 6.53792 33.8973 198.143 263.605 263.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000128 2048 130 760 143424 11.5178 14.4076 151.093 418.069 595.159 595.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000128 2048 110 960 141696 17.7624 14.388 203.766 418.02 654.037 654.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 3.2e-05 512 130 280 543744 26.4736 13.1892 69.1066 414.388 523.34 523.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 330 6.4e-05 1024 50 680 147456 43.7025 13.1545 89.5875 396.063 542.725 542.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 3.2e-05 4096 160 8920 564480 226.692 134.941 16692.7 3997.31 21052.1 21052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 0.000512 2048 102 1360 17280 5.08858 3.54726 83.9965 104.313 197.057 197.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 6.4e-05 4096 205 3360 225280 97.086 55.6755 4601.78 1676.86 6431.56 6431.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 3.2e-05 2048 440 1280 546560 99.6586 56.0868 2160.78 1678.15 3994.84 3994.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 6.4e-05 4096 320 2200 286560 46.2447 55.6645 3353.93 1681.43 5137.35 5137.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 6.4e-05 512 115 480 174080 23.9756 6.62701 70.9829 206.364 308.19 308.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000128 2048 130 760 144320 11.561 14.3582 276.902 419.473 722.367 722.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000128 2048 110 960 142720 17.7991 14.3646 374.772 419.437 826.476 826.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 3.2e-05 512 130 280 558080 26.3352 13.3755 128.608 419.459 587.97 588.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 6.4e-05 1024 50 680 168960 44.3815 13.5125 184.734 419.379 662.226 662.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 3.2e-05 4096 160 8920 565760 226.24 134.833 30496.1 3986.61 34844.2 34844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 0.000512 2048 102 1360 16640 5.24605 3.52256 61.3008 103.585 173.772 173.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 6.4e-05 4096 205 3360 225280 96.8865 55.6012 3161.71 1676.03 4990.37 4990.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 3.2e-05 2048 440 1280 545280 99.5916 56.0067 1472.8 1675.73 3304.28 3304.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 6.4e-05 4096 320 2200 286400 46.1373 55.5836 2295.78 1676.13 4073.71 4073.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 6.4e-05 512 115 480 163840 24.8716 6.61824 46.4385 206.264 284.433 284.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000128 2048 130 760 144000 11.5274 14.3835 188.143 421.32 635.447 635.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000128 2048 110 960 142080 17.7171 14.3299 255.245 417.689 705.083 705.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 3.2e-05 512 130 280 558080 26.2826 13.3476 89.0451 419.111 547.972 548.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 330 6.4e-05 1024 50 680 163840 44.0199 13.5253 123.206 412.297 593.268 593.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 3.2e-05 4096 160 8920 565760 225.396 134.692 20982.5 3989.11 25332.1 25332.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 0.000512 2048 102 1360 16320 5.41725 3.51437 53.9319 103.884 166.862 166.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 6.4e-05 4096 205 3360 222720 97.1028 55.6114 2612.77 1670.86 4436.48 4436.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 3.2e-05 2048 440 1280 541440 99.8576 55.9116 1227.91 1670.97 3054.81 3054.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 6.4e-05 4096 320 2200 286080 46.2231 55.6682 1917.69 1679.62 3699.28 3699.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 6.4e-05 512 115 480 153600 25.8211 6.62333 36.859 206.474 276.016 276.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000128 2048 130 760 144000 11.5584 14.3749 158.282 419.434 603.721 603.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000128 2048 110 960 142080 17.7647 14.3685 215.371 418.201 665.803 665.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 3.2e-05 512 130 280 552960 26.4292 13.3407 73.7972 417.751 531.503 531.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 330 6.4e-05 1024 50 680 153600 45.467 13.8445 97.4855 412.714 569.726 569.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 3.2e-05 4096 160 8920 564480 226.095 134.77 17468.9 3992.57 21822.8 21823.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 410 0.000512 2048 102 1360 16640 5.42976 3.55142 51.415 104.108 164.62 164.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 6.4e-05 4096 205 3360 222720 96.6102 55.3015 2625.86 1664.59 4442.5 4442.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 3.2e-05 2048 440 1280 542720 100.218 56.0332 1217.01 1677.59 3051.01 3051.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 6.4e-05 4096 320 2200 285440 46.255 55.5966 1930.1 1674.89 3706.92 3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 6.4e-05 512 115 480 122880 25.9712 6.69568 29.0787 192.802 254.79 254.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000128 2048 130 760 143360 11.5371 14.3549 156.591 418.492 601.049 601.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000128 2048 110 960 140800 17.7181 14.606 211.11 416.683 660.221 660.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 3.2e-05 512 130 280 552960 26.6467 13.3549 71.7954 419.521 531.501 531.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 330 6.4e-05 1024 50 680 163840 44.1147 13.3214 102.135 412.872 572.663 572.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 3.2e-05 4096 160 8920 565760 225.809 134.729 17569.4 4002.64 21933.1 21933.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 0.000512 2048 102 1360 17280 5.09421 3.56762 81.3391 104.459 194.574 194.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 6.4e-05 4096 205 3360 225024 96.7756 55.5833 4397.03 1673.19 6222.73 6222.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 3.2e-05 2048 440 1280 545280 99.481 55.9329 2044.59 1672.96 3873.13 3873.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 6.4e-05 4096 320 2200 286656 46.1516 55.5786 3219.7 1676.27 4997.78 4997.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 6.4e-05 512 115 480 172032 24.0746 6.61914 66.5927 206.256 303.789 303.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000128 2048 130 760 144192 11.533 14.4374 260.793 419.191 706.03 706.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000128 2048 110 960 142464 17.745 14.351 353.027 418.607 803.833 803.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 3.2e-05 512 130 280 556032 26.3295 13.3463 120.398 418.387 578.649 578.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 6.4e-05 1024 50 680 165888 43.8565 13.3151 170.387 412.282 640.061 640.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 3.2e-05 4096 160 8920 566016 225.444 134.482 29263.3 3983.86 33607.5 33607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 0.000512 2048 102 1360 16896 5.24864 3.5273 60.8884 103.658 173.439 173.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 6.4e-05 4096 205 3360 224256 97.1142 55.58 3087.92 1673.19 4913.93 4914.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 3.2e-05 2048 440 1280 543744 99.7954 55.978 1449.69 1672.67 3278.3 3278.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 6.4e-05 4096 320 2200 286464 46.399 55.5956 2261.08 1675.41 4038.57 4038.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 6.4e-05 512 115 480 147456 36.5883 6.53587 41.1012 198.01 282.471 282.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000128 2048 130 760 144000 11.5356 14.3348 187.121 418.652 631.715 631.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000128 2048 110 960 142080 17.7782 14.3363 251.469 418.673 702.353 702.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 3.2e-05 512 130 280 552960 26.2149 13.2853 85.6632 416.253 541.598 541.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 330 6.4e-05 1024 50 680 159744 44.6699 13.3198 118.375 412.273 588.852 589.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 3.2e-05 4096 160 8920 565248 225.585 134.331 20566.8 3973.72 24900.9 24901.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 410 0.000512 2048 102 1360 16128 5.37763 3.49184 50.9425 102.906 162.833 162.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 6.4e-05 4096 205 3360 223488 96.8532 55.5418 2536.56 1669.91 4359.01 4359.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 3.2e-05 2048 440 1280 543744 99.3228 56.1357 1194.34 1670.06 3020.03 3020.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 6.4e-05 4096 320 2200 286272 46.1608 55.5886 1856.71 1676.18 3634.73 3634.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 6.4e-05 512 115 480 147456 24.7859 6.53325 34.2248 198.115 263.899 264.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000128 2048 130 760 143424 11.5266 14.3542 153.478 418.016 597.451 597.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000128 2048 110 960 141696 17.7493 14.3401 206.917 417.974 657.08 657.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 3.2e-05 512 130 280 543744 26.442 13.185 70.0952 414.339 524.245 524.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 330 6.4e-05 1024 50 680 147456 43.6807 13.1625 91.0252 396.018 544.103 544.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 3.2e-05 4096 160 8920 564480 226.685 134.986 16862.8 3997.06 21222 21222.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 410 0.000512 2048 102 1360 16896 5.43232 3.55885 50.3289 104.265 163.698 163.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 6.4e-05 4096 205 3360 221184 97.1272 55.4163 2343.51 1667.46 4163.65 4163.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 3.2e-05 2048 440 1280 540672 99.3623 55.6668 1110.6 1666.44 2932.22 2932.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 6.4e-05 4096 320 2200 285696 46.2092 55.5909 1730.78 1675.68 3508.34 3508.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 6.4e-05 512 115 480 147456 24.8069 6.53722 32.3099 198.316 262.209 262.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000128 2048 130 760 142848 11.5289 14.3299 142.391 417.532 585.854 585.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000128 2048 110 960 141312 17.7571 14.4404 194.233 417.497 644.027 644.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 3.2e-05 512 130 280 540672 26.4428 13.4619 65.4327 412.625 518.147 518.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 330 6.4e-05 1024 50 680 147456 43.7587 13.1638 85.0064 396.406 538.548 538.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 3.2e-05 4096 160 8920 565248 224.705 134.315 15755.9 3987.55 20102.8 20103.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 0.000512 2048 102 1360 17200 5.13283 3.56557 82.8416 104.588 196.239 196.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 6.4e-05 4096 205 3360 224800 97.4963 55.7568 4505.17 1675.44 6334.01 6334.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 3.2e-05 2048 440 1280 545600 100.091 56.236 2123.59 1675.43 3955.5 3955.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 6.4e-05 4096 320 2200 286600 46.4814 55.7719 3292.54 1678.64 5073.51 5073.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 6.4e-05 512 115 480 179200 23.4272 6.63552 71.9668 206.402 308.67 308.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000128 2048 130 760 144200 11.6382 14.4359 272.217 419.161 717.525 717.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000128 2048 110 960 142400 17.8878 14.3763 367.862 421.504 821.732 821.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 3.2e-05 512 130 280 556800 26.4087 13.3876 126.188 419.101 585.27 585.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 6.4e-05 1024 50 680 160000 44.7772 13.3591 172.267 412.571 643.191 643.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 3.2e-05 4096 160 8920 566400 226.844 134.969 29996.1 3989.36 34347.7 34348.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 0.000512 2048 102 1360 16800 5.27453 3.51856 63.3627 103.79 176.062 176.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 6.4e-05 4096 205 3360 224000 97.3757 55.7082 3045.68 1676.11 4875.01 4875.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 3.2e-05 2048 440 1280 544000 100.105 56.1205 1433.48 1676.57 3266.43 3266.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 6.4e-05 4096 320 2200 286000 46.3872 55.7022 2228.09 1680.52 4010.77 4010.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 6.4e-05 512 115 480 179200 23.4321 6.63318 49.1241 206.481 285.906 286.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000128 2048 130 760 144000 11.6054 14.3753 185.183 419.453 630.69 630.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000128 2048 110 960 142400 17.8563 14.4119 250.133 419.411 701.913 702.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 3.2e-05 512 130 280 550400 26.4718 13.3202 85.4279 417.99 543.39 543.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 330 6.4e-05 1024 50 680 153600 45.5771 13.3448 112.244 412.791 584.166 584.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 3.2e-05 4096 160 8920 564800 226.948 134.977 20325.8 3992.34 24680.5 24680.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 0.000512 2048 102 1360 16800 5.46029 3.53078 54.6264 104.064 167.796 167.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 6.4e-05 4096 205 3360 223200 97.6258 55.7464 2729.59 1676.68 4559.78 4559.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 3.2e-05 2048 440 1280 542400 100.602 56.2524 1248.94 1676.83 3082.78 3082.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 6.4e-05 4096 320 2200 286200 46.4466 55.7362 1998.58 1681.42 3782.26 3782.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 6.4e-05 512 115 480 153600 25.858 6.63331 37.3876 206.553 276.668 276.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000128 2048 130 760 143400 11.5898 14.3979 161.635 418.121 605.815 605.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000128 2048 110 960 140400 17.8458 14.3857 214.853 416.466 663.652 663.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 3.2e-05 512 130 280 556800 26.4484 13.3939 75.296 419.108 534.429 534.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 330 6.4e-05 1024 50 680 153600 45.5788 13.353 98.3829 412.932 570.461 570.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 3.2e-05 4096 160 8920 564000 228.559 135.47 18258.3 3999.48 22622.2 22622.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 410 0.000512 2048 102 1360 16000 5.4529 3.55072 51.1688 104.332 164.618 164.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 6.4e-05 4096 205 3360 220800 97.3475 55.5069 2396 1668.62 4217.62 4217.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 3.2e-05 2048 440 1280 537600 100.032 55.8523 1132.4 1668.48 2956.92 2957.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 6.4e-05 4096 320 2200 285600 46.2466 55.6802 1773.9 1679.77 3555.67 3555.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 6.4e-05 512 115 480 153600 25.8202 6.63091 34.848 206.678 274.22 274.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000128 2048 130 760 143200 11.5296 14.3535 147.932 417.794 591.682 591.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000128 2048 110 960 140800 17.7773 14.4134 199.318 417.815 649.422 649.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 3.2e-05 512 130 280 537600 26.6224 13.1461 66.6591 415.845 522.455 522.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 330 6.4e-05 1024 50 680 153600 45.5022 13.3398 91.4036 413.008 563.468 563.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 3.2e-05 4096 160 8920 563200 228.371 135.446 16097 4011.77 20473 20473.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 0.000512 2048 102 1344 17280 5.17373 3.57299 71.6956 104.635 185.19 185.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 6.4e-05 4096 205 3360 225536 96.8723 55.5868 3721.6 1675.62 5549.82 5549.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1840 3.2e-05 2048 440 1296 543744 100.054 56.0017 1936.31 1676.6 3769.13 3769.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 6.4e-05 4096 320 2208 286720 46.1353 55.5766 2763.85 1680.5 4546.13 4546.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 520 6.4e-05 512 115 480 180224 23.8385 6.70854 58.7797 209.058 298.63 298.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1230 0.000128 2048 130 768 143616 11.5714 14.3503 420.94 422.227 869.164 869.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000128 2048 110 960 142336 17.8112 14.4186 509.661 419.197 961.19 961.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1140 3.2e-05 512 130 288 562176 26.1726 13.355 180.912 419.164 639.789 639.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 330 6.4e-05 1024 50 720 172032 43.6952 13.488 159.327 417.692 634.411 634.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 3.2e-05 4096 160 8928 566784 225.098 134.468 24806.6 3976.73 29143.3 29143.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 0.000512 2048 102 1344 17152 5.4576 3.57795 48.1533 104.794 162.1 162.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 810 6.4e-05 4096 205 3360 225280 96.9997 55.6073 2377.29 1676.96 4206.99 4207.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1840 3.2e-05 2048 440 1296 543744 100.069 56.1284 1381.43 1677.65 3215.44 3215.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 6.4e-05 4096 320 2208 286592 46.3346 55.6052 4984.03 1676.94 6762.99 6763.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 520 6.4e-05 512 115 480 180224 23.8749 6.71066 38.106 209.217 278.149 278.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000128 2048 130 768 143616 11.5958 14.5097 419.849 419.426 865.452 865.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000128 2048 110 960 142336 17.889 14.3954 492.6 419.447 944.434 944.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1140 3.2e-05 512 130 288 561152 26.3066 13.3511 173.717 419.401 632.96 633.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 330 6.4e-05 1024 50 720 172032 43.7532 13.4863 126.652 418.024 602.134 602.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 3.2e-05 4096 160 8928 566272 225.613 134.545 15780.1 3985.51 20126.2 20126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 410 0.000512 2048 102 1344 16896 5.11427 3.56352 104.065 104.529 217.385 217.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 810 6.4e-05 4096 205 3360 225024 96.7456 55.5899 1967.92 1674.23 3794.62 3794.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 3.2e-05 2048 440 1296 542208 100.405 55.9454 3170.71 1673.98 5001.22 5001.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 6.4e-05 4096 320 2208 286656 46.2444 55.5897 5512.47 1677.31 7291.7 7291.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 520 6.4e-05 512 115 480 172032 24.1001 6.61642 30.3403 216.204 277.497 277.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000128 2048 130 768 143424 11.5668 14.3544 421.374 421.443 868.819 868.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1090 0.000128 2048 110 960 142080 17.8254 14.5899 553.913 418.801 1005.24 1005.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1140 3.2e-05 512 130 288 559104 26.3141 13.3421 186.041 418.72 644.619 644.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 330 6.4e-05 1024 50 720 165888 43.9047 13.3203 106.809 412.529 576.778 576.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 3.2e-05 4096 160 8928 566016 225.36 134.503 13066.2 3980.07 17406.6 17406.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 0.000512 2048 102 1344 17120 5.24163 3.56765 67.5081 104.558 180.985 181.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 6.4e-05 4096 205 3360 225280 97.41 55.7069 3596.94 1675.42 5425.62 5425.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 3.2e-05 2048 440 1296 543360 100.444 56.262 1691.58 1676.22 3524.67 3524.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 6.4e-05 4096 320 2208 286720 46.4258 55.695 2642.31 1681.1 4425.61 4425.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 6.4e-05 512 115 480 179200 24.1582 6.72973 56.2836 209.621 297.032 297.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1230 0.000128 2048 130 768 143600 11.6531 14.4039 400.939 419.138 846.21 846.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000128 2048 110 960 142240 17.8865 14.4218 296.525 419.082 748.018 748.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 3.2e-05 512 130 288 561920 26.1763 13.3876 101.482 419.104 560.341 560.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 330 6.4e-05 1024 50 720 174080 43.7068 13.5721 154.689 419.012 631.197 631.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 3.2e-05 4096 160 8928 566720 226.591 134.803 24029 3978.07 28368.9 28369.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 0.000512 2048 102 1344 16960 5.39853 3.55078 46.5071 104.254 159.827 159.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 6.4e-05 4096 205 3360 225280 97.0464 55.6769 2351.63 1675.88 4180.38 4180.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 3.2e-05 2048 440 1296 542720 100.202 56.1168 1102.47 1675.86 2934.81 2934.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 6.4e-05 4096 320 2208 286560 46.2434 55.6674 1721.43 1675.86 3499.28 3499.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 6.4e-05 512 115 480 174080 23.9497 6.62666 35.9696 206.242 273.023 273.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1230 0.000128 2048 130 768 143520 11.5951 14.4097 395.967 419.254 841.301 841.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000128 2048 110 960 142080 17.8065 14.3594 193.843 419.255 645.365 645.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 3.2e-05 512 130 288 560640 26.1922 13.3755 79.3019 419.119 538.176 538.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 330 6.4e-05 1024 50 720 174080 43.668 13.5182 101.772 419.153 578.321 578.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 3.2e-05 4096 160 8928 566400 225.751 134.593 15611.6 3977.53 19949.9 19950.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 0.000512 2048 102 1344 16800 5.50541 3.57174 38.9618 104.77 152.926 153.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 6.4e-05 4096 205 3360 224640 97.3334 55.6995 1917.26 1674.12 3744.56 3744.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1840 3.2e-05 2048 440 1296 541440 100.628 56.0482 984.187 1674.08 2815.11 2815.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 6.4e-05 4096 320 2208 286560 46.379 55.7106 1413.1 1677.76 3193.03 3193.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 520 6.4e-05 512 115 480 168960 24.466 6.63165 29.3948 206.247 266.996 267.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1230 0.000128 2048 130 768 143280 11.6429 14.4036 398.277 418.961 843.361 843.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000128 2048 110 960 142080 17.9154 14.3995 462.891 418.995 914.31 914.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1140 3.2e-05 512 130 288 556800 26.4512 13.3527 159.522 420.896 620.414 620.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 330 6.4e-05 1024 50 720 168960 43.4931 14.0048 82.2002 412.305 552.223 552.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 3.2e-05 4096 160 8928 565440 226.247 134.742 12828.4 3986.62 17176.4 17176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 0.000512 2048 102 1344 17280 5.13024 3.57744 85.8979 104.913 199.629 199.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 6.4e-05 4096 205 3360 225408 96.9282 55.6524 4987.23 1675.97 6815.93 6816.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 3.2e-05 2048 440 1296 542976 100.123 56.023 2355.26 1675.86 4187.42 4187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 6.4e-05 4096 320 2208 286656 46.2344 55.6483 3641.04 1680.28 5423.29 5423.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 6.4e-05 512 115 480 172032 24.1098 6.62397 74.4699 206.341 311.785 311.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000128 2048 130 768 143616 11.5658 14.3585 311.951 419.494 757.447 757.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000128 2048 110 960 142272 17.7868 14.3852 412.131 419.231 863.637 863.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 3.2e-05 512 130 288 560640 26.1142 13.3571 139.328 418.653 597.642 597.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 330 6.4e-05 1024 50 720 172032 43.5273 13.4481 217.293 416.578 691.066 691.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 3.2e-05 4096 160 8928 566400 225.702 134.694 33126.7 3981.26 37468.8 37469.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 0.000512 2048 102 1344 16896 5.42714 3.56762 58.3801 104.534 172.021 172.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 6.4e-05 4096 205 3360 225024 96.7698 55.5868 3144.08 1674.35 4970.94 4971.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 3.2e-05 2048 440 1296 542208 99.8756 55.9328 1479.42 1674.11 3309.51 3309.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 6.4e-05 4096 320 2208 286656 46.1416 55.5866 2297.94 1677.42 4077.17 4077.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 6.4e-05 512 115 480 172032 24.0779 8.07152 48.2641 206.391 287.046 287.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1230 0.000128 2048 130 768 143424 11.545 14.3462 530.667 419.332 975.969 976.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000128 2048 110 960 142080 17.7523 14.336 259.547 419.002 710.745 710.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 3.2e-05 512 130 288 559104 26.1747 13.3407 89.782 418.736 548.22 548.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 330 6.4e-05 1024 50 720 165888 43.8847 13.3166 131.381 414.659 603.455 603.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 3.2e-05 4096 160 8928 566016 225.317 134.537 20874.1 3980.43 25214.9 25215.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 0.000512 2048 102 1344 16704 5.27373 3.54035 49.5635 104.161 162.653 162.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 6.4e-05 4096 205 3360 224640 97.1287 55.6398 2534.58 1677.1 4364.58 4364.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 3.2e-05 2048 440 1296 541440 100.473 56.0333 1194.26 1677.79 3028.72 3028.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 6.4e-05 4096 320 2208 286272 46.2149 55.6402 1857.78 1681.81 3641.53 3641.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 6.4e-05 512 115 480 147456 24.8165 6.53789 34.1978 198.206 264 264.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1230 0.000128 2048 130 768 143424 11.5572 14.4288 562.248 419.519 1007.83 1007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000128 2048 110 960 142272 17.8107 14.3571 210.704 419.585 662.558 662.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 3.2e-05 512 130 288 557568 26.1529 13.334 73.0538 419.741 532.468 532.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 330 6.4e-05 1024 50 720 165888 43.2055 13.2608 107.119 408.555 572.354 572.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 3.2e-05 4096 160 8928 565632 225.403 134.638 16867.5 3986.28 21214.3 21214.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 0.000512 2048 102 1344 16128 5.41562 3.52666 41.1995 103.763 154.018 154.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 6.4e-05 4096 205 3360 224256 97.1236 55.6028 2136.76 1674.88 3964.52 3964.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 3.2e-05 2048 440 1296 540672 100.401 55.9632 1007.06 1675.15 2838.74 2838.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 6.4e-05 4096 320 2208 286464 46.2187 55.6156 1571.98 1676.92 3350.81 3350.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 520 6.4e-05 512 115 480 147456 24.8098 6.53565 29.1907 198.275 259.046 259.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1230 0.000128 2048 130 768 143232 11.5442 14.334 524.495 419.072 969.522 969.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000128 2048 110 960 142080 17.785 14.3278 177.422 419.179 628.819 628.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 3.2e-05 512 130 288 552960 26.2484 13.2792 210.068 416.671 666.457 666.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 330 6.4e-05 1024 50 720 159744 44.6709 13.3202 87.4836 414.614 560.304 560.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 3.2e-05 4096 160 8928 565248 225.548 134.323 14221.6 3984.51 18566.4 18566.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 0.000512 2048 102 1344 17248 5.15482 3.57619 82.7664 104.958 196.565 196.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 6.4e-05 4096 205 3360 225344 97.2545 55.7212 4600.27 1676.75 6430.15 6430.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 3.2e-05 2048 440 1296 542976 100.455 56.1091 2182.19 1678.76 4017.69 4017.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 6.4e-05 4096 320 2208 286608 46.3925 55.7079 3380.58 1677.35 5160.11 5160.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 6.4e-05 512 115 480 172032 24.3052 6.65395 69.6326 207.082 307.909 308.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000128 2048 130 768 143584 11.5978 14.3677 288.435 419.437 733.915 733.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000128 2048 110 960 142240 17.8531 14.389 382.665 423.923 838.936 839.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 3.2e-05 512 130 288 560896 26.1682 13.3777 130.081 418.707 588.518 588.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 6.4e-05 1024 50 720 172032 44.0159 13.5225 201.182 418.756 677.688 677.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 3.2e-05 4096 160 8928 566272 226.526 134.653 30589.6 4008.85 34960 34960.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 0.000512 2048 102 1344 16576 5.39939 3.51642 57.5608 103.807 170.396 170.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 6.4e-05 4096 205 3360 224896 97.0593 55.6564 2915.43 1673.08 4741.37 4741.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 3.2e-05 2048 440 1296 541184 100.249 56.0063 1378.85 1672.9 3208.17 3208.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 6.4e-05 4096 320 2208 286496 46.2244 55.6626 2146.46 1675.46 3923.88 3923.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 6.4e-05 512 115 480 157696 24.7041 6.56778 42.1484 206.018 279.676 279.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000128 2048 130 768 143584 11.5629 14.3585 184.071 419.187 629.253 629.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000128 2048 110 960 142016 17.7753 14.3483 243.189 418.523 693.936 694.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 3.2e-05 512 130 288 559104 26.2217 13.355 86.0533 418.338 544.153 544.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 330 6.4e-05 1024 50 720 164864 44.1398 13.3693 122.036 413.758 593.521 593.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 3.2e-05 4096 160 8928 566272 225.307 134.61 19381.4 3981.39 23723.1 23723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 0.000512 2048 102 1344 16128 5.43216 3.50618 46.707 103.655 159.41 159.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 6.4e-05 4096 205 3360 224448 97.4219 55.7322 2392.9 1674.39 4220.58 4220.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 3.2e-05 2048 440 1296 540288 100.708 56.2275 1129.48 1673.95 2960.53 2960.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 6.4e-05 4096 320 2208 286272 46.3655 55.7036 1765.91 1676.18 3544.23 3544.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 6.4e-05 512 115 480 150528 25.408 6.57382 33.0794 202.279 267.582 267.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000128 2048 130 768 143136 11.5829 14.3927 482.358 418.983 927.385 927.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000128 2048 110 960 141792 17.8545 14.3852 200.419 419.017 651.774 651.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 3.2e-05 512 130 288 559104 26.2672 13.3796 70.2749 418.626 528.731 528.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 330 6.4e-05 1024 50 720 172032 44.0699 13.5316 105.009 418.758 581.58 581.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 3.2e-05 4096 160 8928 564480 227.082 134.985 15876.3 3994.85 20233.6 20233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 410 0.000512 2048 102 1344 16128 5.44416 3.54582 41.585 104.086 154.776 154.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 6.4e-05 4096 205 3360 224000 96.997 55.6134 2157.59 1673.33 3983.67 3983.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 3.2e-05 2048 440 1296 541184 100.135 55.9636 1023.46 1672.75 2852.47 2852.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 6.4e-05 4096 320 2208 286272 46.123 55.5971 1603.15 1675.72 3380.67 3380.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 6.4e-05 512 115 480 143360 24.1263 6.42867 28.617 192.54 251.951 252.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1230 0.000128 2048 130 768 143360 11.5421 14.379 514.193 419.844 960.034 960.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000128 2048 110 960 141568 17.778 14.3918 181.57 418.833 632.676 632.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 3.2e-05 512 130 288 559104 26.1967 13.3512 63.4906 418.335 521.564 521.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 330 6.4e-05 1024 50 720 157696 43.8233 13.3405 87.6204 404.077 549.075 549.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 3.2e-05 4096 160 8928 564480 225.678 134.631 14400.9 3982.49 18744.1 18744.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 0.000512 2048 102 1344 17152 5.12794 3.58141 78.8972 104.729 192.444 192.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 6.4e-05 4096 205 3360 225280 97.026 55.5822 4468.9 1675.79 6297.45 6297.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 3.2e-05 2048 440 1296 543744 100.05 55.9575 2124.17 1675.63 3955.97 3956.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 6.4e-05 4096 320 2208 286592 46.2182 55.5745 3277.38 1675.76 5055.01 5055.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 6.4e-05 512 115 480 180224 23.856 6.70547 72.0299 208.979 311.804 311.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000128 2048 130 768 143616 11.5487 14.334 277.812 419.21 722.98 723.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000128 2048 110 960 142336 17.8055 14.3744 370.983 419.208 822.473 822.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 3.2e-05 512 130 288 561152 26.1387 13.3513 129.618 419.221 588.517 588.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 6.4e-05 1024 50 720 172032 43.75 13.4834 193.962 417.726 669.128 669.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 3.2e-05 4096 160 8928 566272 225.661 134.547 29181.6 3978.59 33520.8 33521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 0.000512 2048 102 1344 16896 5.4887 3.58896 56.9823 104.98 171.148 171.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 6.4e-05 4096 205 3360 225280 97.0372 55.5827 2890.16 1677.47 4720.38 4720.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 3.2e-05 2048 440 1296 542720 100.163 56.1167 1369.99 1677.24 3203.67 3203.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 6.4e-05 4096 320 2208 286464 46.2049 55.586 2131.78 1677.44 3911.09 3911.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 6.4e-05 512 115 480 180224 23.8472 6.70694 46.3987 209.193 286.383 286.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000128 2048 130 768 143360 11.5358 14.3749 180.706 419.035 625.722 625.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000128 2048 110 960 141824 17.7587 14.4505 240.108 418.271 690.689 690.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 3.2e-05 512 130 288 557056 26.231 13.3236 82.0594 418.046 539.847 539.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 330 6.4e-05 1024 50 720 172032 43.7467 13.4828 125.325 421.421 604.189 604.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 3.2e-05 4096 160 8928 566272 225.25 134.482 18659 3982.74 23001.9 23002.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 0.000512 2048 102 1344 16128 5.4192 3.52813 47.1222 103.693 159.877 159.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 6.4e-05 4096 205 3360 224256 97.1042 55.5916 2408.2 1673.74 4234.78 4234.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 3.2e-05 2048 440 1296 540672 100.377 55.9706 1144.77 1673.72 2975 2975.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 6.4e-05 4096 320 2208 286464 46.2338 55.6012 1787.98 1675.76 3565.66 3565.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 6.4e-05 512 115 480 147456 24.811 6.5359 32.3666 198.083 262.038 262.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000128 2048 130 768 143232 11.5362 14.3332 153.09 418.836 597.869 597.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000128 2048 110 960 142080 17.7918 14.4638 202.294 418.9 653.55 653.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 3.2e-05 512 130 288 552960 26.2066 13.278 69.0706 416.389 525.132 525.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 330 6.4e-05 1024 50 720 159744 44.6498 13.7156 98.4836 412.417 569.485 569.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 3.2e-05 4096 160 8928 565248 225.55 134.33 15393 3986.56 19739.9 19740.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 0.000512 2048 102 1344 15360 5.4111 3.47005 41.083 102.549 152.629 152.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 6.4e-05 4096 205 3360 223232 97.0357 55.5416 2114.84 1672.26 3939.83 3939.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 3.2e-05 2048 440 1296 540672 100.029 55.9903 1009.1 1671.57 2836.85 2836.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 6.4e-05 4096 320 2208 285696 46.2275 55.6048 1572.59 1676.77 3351.27 3351.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 6.4e-05 512 115 480 163840 23.2896 6.53629 31.8652 206.907 268.838 269.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000128 2048 130 768 142848 11.5774 14.3263 431.426 418.513 875.921 876.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000128 2048 110 960 141312 17.8006 14.3524 178.741 422.886 633.883 633.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 3.2e-05 512 130 288 557056 26.2641 13.3248 61.6834 418.042 519.497 519.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 330 6.4e-05 1024 50 720 163840 44.9093 13.7583 89.6738 418.233 566.786 566.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 3.2e-05 4096 160 8928 565248 226.421 134.872 13509.1 4013.04 17883.9 17884.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 0.000512 2048 102 1344 16992 5.15014 3.57421 78.4821 104.74 192.058 192.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 6.4e-05 4096 205 3360 225216 97.3094 55.7081 4453.11 1676.48 6282.75 6282.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 3.2e-05 2048 440 1296 542592 100.501 56.1867 2074.22 1677.78 3908.86 3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 6.4e-05 4096 320 2208 286560 46.3965 55.7072 3253.66 1681.89 5037.73 5037.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 6.4e-05 512 115 480 165888 24.3388 6.58038 65.4005 204.402 300.959 301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000128 2048 130 768 143568 11.5714 14.3555 271.685 419.437 717.125 717.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000128 2048 110 960 142272 17.8484 14.3643 362.922 421.727 816.964 817.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 3.2e-05 512 130 288 559872 26.2859 13.3845 125.426 419.281 584.566 584.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 330 6.4e-05 1024 50 720 170496 43.5631 13.398 187.24 414.641 659.063 659.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 3.2e-05 4096 160 8928 566208 226.289 134.613 29713.6 3978.94 34053.8 34054.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 0.000512 2048 102 1344 16704 5.27779 3.54163 60.5657 104.053 173.549 173.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 6.4e-05 4096 205 3360 224640 97.1101 55.6503 3052.5 1675.06 4880.46 4880.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 3.2e-05 2048 440 1296 541440 100.485 56.0293 1427.42 1675.53 3259.63 3259.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 6.4e-05 4096 320 2208 286272 46.2275 55.6475 2230.48 1678.5 4010.94 4011.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 6.4e-05 512 115 480 147456 24.8216 6.54336 40.4985 197.989 270.093 270.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000128 2048 130 768 143424 11.5643 14.3582 188.428 419.145 633.571 633.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000128 2048 110 960 142272 17.8113 14.3606 250.955 419.069 702.299 702.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 3.2e-05 512 130 288 557568 26.1445 13.3345 86.4379 417.267 543.368 543.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 330 6.4e-05 1024 50 720 165888 43.2018 13.4328 126.726 408.113 591.688 591.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 3.2e-05 4096 160 8928 565632 225.419 134.638 20364.7 3983.8 24709 24709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 0.000512 2048 102 1344 15552 5.43232 3.47002 49.4485 102.792 161.257 161.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 6.4e-05 4096 205 3360 222912 97.3814 55.6468 2565.97 1670.71 4389.86 4389.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 3.2e-05 2048 440 1296 539136 100.402 56.06 1206.07 1671.09 3033.78 3033.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 6.4e-05 4096 320 2208 285984 46.3538 55.7215 1889.1 1675.56 3666.83 3666.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 6.4e-05 512 115 480 165888 24.3883 6.58381 38.7508 204.394 274.347 274.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000128 2048 130 768 143424 11.5733 14.3565 159.476 419.381 604.858 604.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000128 2048 110 960 141696 17.8244 14.3688 212.376 418.085 662.75 662.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 3.2e-05 512 130 288 552960 26.4931 13.3524 72.8603 417.675 530.566 530.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 330 6.4e-05 1024 50 720 165888 43.2892 13.5158 107.935 409.839 574.787 574.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 3.2e-05 4096 160 8928 565056 226.147 134.718 17206.1 3982.9 21550.3 21550.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 410 0.000512 2048 102 1344 16128 5.38077 3.48803 49.3684 102.91 161.262 161.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 6.4e-05 4096 205 3360 223488 96.863 55.5268 2578.47 1670.11 4401.11 4401.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 3.2e-05 2048 440 1296 539136 100.026 55.9653 1209.45 1669.13 3034.73 3034.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 6.4e-05 4096 320 2208 286272 46.1448 55.5764 1896.6 1680.32 3678.71 3678.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 6.4e-05 512 115 480 147456 24.7955 6.53302 34.7662 198.114 264.447 264.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000128 2048 130 768 142848 11.522 14.3892 160.386 417.964 604.336 604.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000128 2048 110 960 141696 17.7672 14.547 213.915 417.968 664.298 664.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 3.2e-05 512 130 288 552960 25.9397 13.1891 72.9708 414.335 526.616 526.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 330 6.4e-05 1024 50 720 147456 43.6642 13.1564 96.9806 396.016 550.034 550.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 3.2e-05 4096 160 8928 564480 226.687 134.98 17217.3 3996.62 21576 21576.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 0.000512 2048 102 1344 16960 5.10576 3.54714 79.8237 104.318 192.905 192.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 6.4e-05 4096 205 3360 225280 97.0863 55.6771 4413.61 1677.01 6243.52 6243.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 3.2e-05 2048 440 1296 542720 100.286 56.0332 2049.04 1678.17 3883.69 3883.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 6.4e-05 4096 320 2208 286560 46.25 55.663 3226.3 1681.72 5010.01 5010.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 6.4e-05 512 115 480 174080 23.9704 6.62323 66.7654 206.383 303.974 304.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000128 2048 130 768 143520 11.5684 14.3585 268.56 421.781 716.339 716.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000128 2048 110 960 142080 17.8174 14.3835 357.629 419.531 809.463 809.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 3.2e-05 512 130 288 560640 26.1834 13.3713 122.485 419.477 581.705 581.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 6.4e-05 1024 50 720 174080 43.6826 13.5153 187.013 419.411 663.836 664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 3.2e-05 4096 160 8928 566400 225.705 134.619 29341 3980.11 33681.8 33682.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 0.000512 2048 102 1344 16640 5.24147 3.5199 59.8837 103.676 172.433 172.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 6.4e-05 4096 205 3360 225280 96.9109 55.5887 3126.1 1677.46 4956.19 4956.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 3.2e-05 2048 440 1296 542720 100.018 55.9882 1466.28 1677.05 3299.5 3299.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 6.4e-05 4096 320 2208 286400 46.164 55.5827 2283.9 1678.11 4063.83 4063.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 6.4e-05 512 115 480 163840 24.8925 6.61382 45.9003 206.52 284.166 284.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000128 2048 130 768 143040 11.5241 14.377 191.62 418.92 636.512 636.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000128 2048 110 960 141440 17.7324 14.3872 255.856 417.979 706.059 706.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 3.2e-05 512 130 288 558080 26.2907 13.3536 88.0461 419.469 547.347 547.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 330 6.4e-05 1024 50 720 163840 44.0291 13.312 128.316 412.646 598.518 598.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 3.2e-05 4096 160 8928 565760 225.382 134.685 20671.8 3990.62 25022.9 25023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 0.000512 2048 102 1344 16320 5.40848 3.51437 51.7566 103.899 164.693 164.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 6.4e-05 4096 205 3360 222720 97.1398 55.5895 2553.75 1671.3 4377.92 4378.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 3.2e-05 2048 440 1296 537600 100.609 55.9245 1195.78 1670.68 3023.16 3023.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 6.4e-05 4096 320 2208 286080 46.235 55.6544 1879.4 1676.35 3657.72 3657.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 6.4e-05 512 115 480 153600 25.8277 6.62554 35.7632 206.51 274.967 275.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000128 2048 130 768 143040 11.5528 14.4044 158.534 419.521 604.084 604.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000128 2048 110 960 141120 17.7881 14.414 210.998 418.233 661.535 661.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 3.2e-05 512 130 288 552960 26.4354 13.3407 72.5739 417.793 530.329 530.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 330 6.4e-05 1024 50 720 168960 43.4204 13.3335 109.511 412.816 579.292 579.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 3.2e-05 4096 160 8928 564480 226.129 134.803 17075.8 3995.56 21432.7 21433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 410 0.000512 2048 102 1344 16640 5.43821 3.55533 50.1699 104.321 163.597 163.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 6.4e-05 4096 205 3360 222720 96.589 55.2915 2365.31 1664.75 4182.09 4182.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 3.2e-05 2048 440 1296 542720 100.194 56.0203 1124.67 1677.63 2958.68 2958.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 6.4e-05 4096 320 2208 285440 46.2629 55.6078 1738.2 1675.01 3515.16 3515.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 6.4e-05 512 115 480 122880 25.9556 6.43885 27.2029 192.823 252.665 252.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000128 2048 130 768 142720 11.5511 14.3852 147.681 418.494 592.183 592.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000128 2048 110 960 140800 17.7285 14.3597 195.541 416.734 644.468 644.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 3.2e-05 512 130 288 552960 26.6436 13.355 67.5076 419.557 527.248 527.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 330 6.4e-05 1024 50 720 163840 44.1252 13.3229 99.4802 412.902 570.051 570.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 3.2e-05 4096 160 8928 565760 225.845 134.822 15806.2 3997.54 20164.8 20165.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 0.000512 2048 102 1350 17280 5.12205 3.57376 71.6142 104.637 185.059 185.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 6.4e-05 4096 205 3400 225536 96.8434 55.5853 3927.75 1675.59 5755.93 5756.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1840 3.2e-05 2048 440 1300 543744 100.054 56.0365 2021.44 1677.81 3855.51 3855.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 6.4e-05 4096 320 2200 287040 46.207 55.5786 2878.72 1680.07 4660.66 4660.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 520 6.4e-05 512 115 500 176128 24.2572 6.71152 62.0391 209.036 302.286 302.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1230 0.000128 2048 130 800 143104 11.5633 14.4159 448.999 419.147 894.201 894.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000128 2048 110 950 142720 17.8172 14.3606 512.812 419.21 964.31 964.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1140 3.2e-05 512 130 250 561152 26.2778 13.3569 161.55 419.151 620.525 620.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 330 6.4e-05 1024 50 700 176128 43.1268 13.4841 166.829 417.752 641.408 641.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 3.2e-05 4096 160 8950 566272 225.243 134.62 26117.9 3982.22 30460.4 30460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 0.000512 2048 102 1350 17152 5.45802 3.5769 50.6811 104.785 164.615 164.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 810 6.4e-05 4096 205 3400 225280 96.9855 55.6088 2496.6 1676.76 4326.09 4326.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1840 3.2e-05 2048 440 1300 543744 100.091 56.0253 1438.25 1676.69 3271.22 3271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 6.4e-05 4096 320 2200 286848 46.3319 55.5932 4930.21 1677.13 6709.34 6709.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 520 6.4e-05 512 115 500 172032 24.6747 6.70598 39.3765 209.097 280.091 280.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000128 2048 130 800 143104 11.5983 14.3478 448.456 419.52 893.994 894.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000128 2048 110 950 142592 17.8286 14.3585 493.649 419.454 945.389 945.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1140 3.2e-05 512 130 250 561152 26.3077 13.3556 157.319 419.379 616.547 616.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 330 6.4e-05 1024 50 700 176128 43.1913 13.4861 118.354 417.971 593.218 593.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 3.2e-05 4096 160 8950 565760 225.546 134.653 16520.4 3986.35 20867.4 20867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 410 0.000512 2048 102 1350 16896 5.11347 3.56586 105.501 104.42 218.71 218.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 810 6.4e-05 4096 205 3400 225024 96.7756 55.5831 2043.27 1672.53 3868.3 3868.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 3.2e-05 2048 440 1300 542208 100.448 55.9621 3225.51 1672.29 5054.37 5054.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 6.4e-05 4096 320 2200 286848 46.2505 55.5802 5420.11 1676.27 7198.3 7198.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 520 6.4e-05 512 115 500 172032 24.0972 6.61331 32.9622 206.267 270.18 270.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000128 2048 130 800 143040 11.5704 14.3379 450.397 418.884 895.259 895.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1090 0.000128 2048 110 950 142464 17.8135 14.3352 551.969 418.381 1002.6 1002.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1140 3.2e-05 512 130 250 559104 26.3313 13.3448 163.467 418.284 621.635 621.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 330 6.4e-05 1024 50 700 172032 42.8509 13.3657 113.075 414.923 584.434 584.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 3.2e-05 4096 160 8950 565248 225.286 134.631 13519.7 3987.93 17868 17868.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 0.000512 2048 102 1350 17280 5.31562 3.56762 68.1361 104.627 181.756 181.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 6.4e-05 4096 205 3400 225600 97.2518 55.7073 3653.85 1676.53 5483.48 5483.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 3.2e-05 2048 440 1300 544000 100.344 56.1349 1719.47 1676.42 3552.53 3552.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 6.4e-05 4096 320 2200 287040 46.4319 55.6933 2636.63 1676.93 4415.77 4415.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 6.4e-05 512 115 500 174080 24.6411 6.72723 57.3093 209.756 298.676 298.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1230 0.000128 2048 130 800 143120 11.6616 14.4097 409.809 419.393 855.346 855.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000128 2048 110 950 142720 17.8544 14.3678 291.062 419.406 742.791 742.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 3.2e-05 512 130 250 560640 26.2391 13.3837 90.4673 419.319 549.593 549.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 330 6.4e-05 1024 50 700 176640 43.3907 13.7769 156.97 419.29 633.639 633.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 3.2e-05 4096 160 8950 566400 226.416 134.841 24140.9 3984.03 28486.6 28487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 0.000512 2048 102 1350 16960 5.40864 3.54326 46.5323 104.336 159.936 160.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 6.4e-05 4096 205 3400 225280 97.1036 55.6708 2345.31 1677.19 4175.42 4175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 3.2e-05 2048 440 1300 544000 100.026 56.0524 1102.29 1677.15 2935.67 2935.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 6.4e-05 4096 320 2200 286880 46.248 55.6666 1693.13 1677.18 3472.31 3472.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 6.4e-05 512 115 500 163840 24.9065 6.62698 35.1169 206.406 273.297 273.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1230 0.000128 2048 130 800 143040 11.6094 14.3922 404.523 419.69 850.289 850.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000128 2048 110 950 142720 17.791 14.3667 187.671 419.628 639.558 639.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 3.2e-05 512 130 250 560640 26.1882 13.3688 58.8946 419.457 518.097 518.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 330 6.4e-05 1024 50 700 174080 43.6703 13.513 99.6203 419.464 576.479 576.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 3.2e-05 4096 160 8950 565760 225.727 134.73 15467.4 3987.56 19815.9 19816.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 0.000512 2048 102 1350 17280 5.46736 3.57478 40.2118 104.848 154.217 154.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 6.4e-05 4096 205 3400 224640 97.3522 55.7232 1950.45 1675.38 3779.05 3779.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1840 3.2e-05 2048 440 1300 543360 100.308 56.064 998.877 1675.74 2831.15 2831.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 6.4e-05 4096 320 2200 286800 46.3667 55.7057 1412.84 1676.64 3191.63 3191.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 520 6.4e-05 512 115 500 168960 24.4483 6.62755 30.6333 206.399 268.354 268.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1230 0.000128 2048 130 800 142800 11.6329 14.3565 407.381 419.315 852.759 852.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000128 2048 110 950 142560 17.8297 14.3544 158.603 419.182 610.065 610.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1140 3.2e-05 512 130 250 556800 26.4716 13.3486 140.162 417.72 597.882 598.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 330 6.4e-05 1024 50 700 168960 43.4682 13.3462 81.6281 412.559 551.212 551.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 3.2e-05 4096 160 8950 565440 226.167 134.714 12895.2 3984.65 17241.1 17241.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 0.000512 2048 102 1350 16640 5.37475 3.52278 34.375 103.569 146.956 147.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 810 6.4e-05 4096 205 3400 225280 96.8974 55.594 1683.06 1675.74 3511.43 3511.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1840 3.2e-05 2048 440 1300 542720 100.13 55.9926 1047.26 1675.88 2879.41 2879.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 6.4e-05 4096 320 2200 286720 46.3413 55.574 4211.79 1678.05 5991.84 5991.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 520 6.4e-05 512 115 500 163840 24.889 6.6112 25.8976 206.228 263.866 264.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000128 2048 130 800 142720 11.5781 14.3421 403.214 420.998 850.204 850.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000128 2048 110 950 142080 17.7517 14.3303 434.129 417.648 883.961 884.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1140 3.2e-05 512 130 250 558080 26.5174 13.3571 138.187 419.062 597.308 597.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 330 6.4e-05 1024 50 700 163840 44.0291 13.3161 78.2125 412.234 548.004 548.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 3.2e-05 4096 160 8950 565760 225.477 134.68 11151.2 3984.3 15496 15496.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 0.000512 2048 102 1350 17280 5.13008 3.57914 85.5805 104.919 199.317 199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 6.4e-05 4096 205 3400 225408 96.9421 55.6647 4960.57 1676.02 6789.33 6789.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 3.2e-05 2048 440 1300 543744 100.017 56.033 2343.41 1675.9 4175.53 4175.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 6.4e-05 4096 320 2200 286944 46.2381 55.6483 3565.87 1677.11 5344.95 5345.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 6.4e-05 512 115 500 172032 24.1165 6.62646 76.2308 206.345 313.555 313.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000128 2048 130 800 143136 11.5589 14.5275 317.408 419.426 762.994 763.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000128 2048 110 950 142656 17.7788 14.4261 397.485 419.202 848.991 849.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 3.2e-05 512 130 250 559104 26.2194 13.3613 121.262 418.655 579.685 579.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 330 6.4e-05 1024 50 700 175104 43.0028 13.4607 215.205 417.49 689.379 689.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 3.2e-05 4096 160 8950 566016 225.602 134.747 32657.2 3985.51 37003.5 37003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 0.000512 2048 102 1350 16896 5.42045 3.56576 57.6555 104.533 171.287 171.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 6.4e-05 4096 205 3400 225024 96.7635 55.5823 3078.56 1674.35 4905.4 4905.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 3.2e-05 2048 440 1300 542208 99.9183 55.9572 1449.06 1674.12 3279.22 3279.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 6.4e-05 4096 320 2200 286848 46.1462 55.584 2215.17 1677.43 3994.41 3994.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 6.4e-05 512 115 500 172032 24.0793 6.61664 48.8105 222.613 302.357 302.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1230 0.000128 2048 130 800 143040 11.5528 14.3459 555.126 419.393 1000.49 1000.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000128 2048 110 950 142464 17.7492 14.3518 246.728 418.93 697.858 697.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 3.2e-05 512 130 250 559104 26.1656 13.3508 77.383 418.667 535.752 535.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 330 6.4e-05 1024 50 700 172032 42.8365 13.3284 130.645 412.562 599.59 599.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 3.2e-05 4096 160 8950 565248 225.295 134.602 20230.3 3988.7 24579.3 24579.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 0.000512 2048 102 1350 16704 5.41264 3.54099 49.3714 104.154 162.596 162.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 6.4e-05 4096 205 3400 224640 97.1036 55.6421 2516.05 1676.68 4345.62 4345.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 3.2e-05 2048 440 1300 543744 100.043 56.107 1188.67 1687.27 3032.25 3032.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 6.4e-05 4096 320 2200 286560 46.2089 55.6544 1814.38 1677.5 3593.83 3593.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 6.4e-05 512 115 500 147456 24.8097 6.54147 34.7049 198.187 264.483 264.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1230 0.000128 2048 130 800 142848 11.5649 14.3644 564.517 419.531 1010.05 1010.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000128 2048 110 950 142272 17.8162 14.3974 202.086 419.538 653.942 654.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 3.2e-05 512 130 250 557568 26.1468 13.3325 63.1989 417.675 520.55 520.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 330 6.4e-05 1024 50 700 165888 43.1929 13.254 103.654 408.513 568.828 569.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 3.2e-05 4096 160 8950 565632 225.465 134.667 16641.1 3985.4 20987.1 20987.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 0.000512 2048 102 1350 16128 5.42336 3.5255 40.315 103.693 153.071 153.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 6.4e-05 4096 205 3400 224256 97.1064 55.6063 2138.36 1673.7 3964.92 3965.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 3.2e-05 2048 440 1300 540672 100.354 55.9821 1006.66 1673.25 2836.41 2836.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 6.4e-05 4096 320 2200 286464 46.2267 55.5971 1545.89 1675.75 3323.55 3323.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 6.4e-05 512 115 500 147456 24.8252 6.53504 30.0387 198.158 259.798 259.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1230 0.000128 2048 130 800 142848 11.5459 14.4629 551.736 418.781 996.606 996.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000128 2048 110 950 142080 17.7801 14.3528 172.587 418.878 623.705 623.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 3.2e-05 512 130 250 552960 26.2651 13.2812 179.244 416.385 635.371 635.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 330 6.4e-05 1024 50 700 172032 42.9207 13.3182 92.0277 416.656 565.143 565.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 3.2e-05 4096 160 8950 563712 226.35 134.781 14091.9 3993.43 18446.8 18447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 0.000512 2048 102 1350 17248 5.15437 3.5799 80.9627 105.864 195.669 195.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 6.4e-05 4096 205 3400 225344 97.2621 55.6955 4556.93 1691.23 6401.25 6401.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 3.2e-05 2048 440 1300 543872 100.255 56.1082 2162.38 1691.09 4010 4010.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 6.4e-05 4096 320 2200 286944 46.3872 55.7179 3300.99 1691.83 5095.01 5095.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 6.4e-05 512 115 500 172032 24.2899 7.76787 70.9217 208.868 312.091 312.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000128 2048 130 800 143024 11.5875 14.3909 293.51 423.033 742.598 742.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000128 2048 110 950 142688 17.8417 14.3632 368.078 423.027 823.414 823.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 3.2e-05 512 130 250 559104 26.2811 13.3758 112.843 422.825 575.511 575.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 330 6.4e-05 1024 50 700 175616 43.5049 13.5209 199.789 422.379 679.411 679.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 3.2e-05 4096 160 8950 565824 226.325 134.814 30096.4 4024.91 34482.9 34483.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 0.000512 2048 102 1350 16576 5.25603 3.52205 54.9547 103.868 167.712 167.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 6.4e-05 4096 205 3400 224896 97.0405 55.6788 2894.11 1674.12 4721.1 4721.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 3.2e-05 2048 440 1300 542976 99.9973 56.0504 1374.76 1673.84 3204.81 3204.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 6.4e-05 4096 320 2200 286720 46.2435 55.658 2093.1 1676.74 3871.83 3871.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 6.4e-05 512 115 500 157696 24.7395 6.57174 43.5326 202.255 277.342 277.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000128 2048 130 800 142912 11.5597 14.368 187.768 419.508 633.281 633.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000128 2048 110 950 142464 17.7787 14.3605 232.954 418.794 683.994 684.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 3.2e-05 512 130 250 559104 26.209 13.364 75.3019 420.31 535.375 535.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 330 6.4e-05 1024 50 700 172032 43.1548 13.3632 124.119 413.888 594.742 594.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 3.2e-05 4096 160 8950 565376 226.124 134.899 19125.1 3991.13 23477.6 23478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 0.000512 2048 102 1350 16128 5.43274 3.50195 45.9327 103.358 158.337 158.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 6.4e-05 4096 205 3400 224448 97.4347 55.7203 2367.76 1673.33 4194.39 4194.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 3.2e-05 2048 440 1300 542976 100.187 56.0479 1124.21 1673.01 2953.61 2953.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 6.4e-05 4096 320 2200 286608 46.3552 55.7086 1721.25 1675.22 3498.62 3498.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 6.4e-05 512 115 500 150528 25.3944 7.72506 33.7065 202.153 269.218 269.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000128 2048 130 800 142800 11.5842 14.3749 485.097 418.721 929.852 929.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000128 2048 110 950 142464 17.8305 14.3623 193.17 418.743 644.207 644.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 3.2e-05 512 130 250 559104 26.2677 13.3644 61.1099 418.364 519.293 519.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 330 6.4e-05 1024 50 700 172032 44.062 13.525 102.125 418.498 578.43 578.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 3.2e-05 4096 160 8950 564480 226.047 134.659 15622.2 3982.61 19965.9 19966.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 410 0.000512 2048 102 1350 16128 5.44253 3.54691 40.198 104.102 153.407 153.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 6.4e-05 4096 205 3400 224000 96.9976 55.608 2131.07 1673.63 3957.45 3957.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 3.2e-05 2048 440 1300 541184 100.092 55.9782 1008.48 1673.05 2837.76 2837.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 6.4e-05 4096 320 2200 286720 46.1722 55.5859 1553.86 1676.03 3331.72 3331.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 6.4e-05 512 115 500 143360 24.1187 6.43482 28.9954 192.58 252.364 252.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1230 0.000128 2048 130 800 142464 11.5376 14.3565 514.785 418.819 959.575 959.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000128 2048 110 950 142464 17.752 14.3747 173.468 418.833 624.529 624.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 3.2e-05 512 130 250 559104 26.1986 13.3389 54.5856 418.409 512.713 512.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 330 6.4e-05 1024 50 700 157696 43.8193 13.2814 84.5802 404.216 546.113 546.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 3.2e-05 4096 160 8950 564480 225.194 134.448 14069.3 3989.72 18419.1 18419.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 0.000512 2048 102 1350 17152 5.13539 3.57581 78.2653 104.704 191.791 191.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 6.4e-05 4096 205 3400 225280 96.992 55.6052 4503.13 1675.5 6331.37 6331.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 3.2e-05 2048 440 1300 543744 100.037 56.0517 2132.6 1675.36 3964.21 3964.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 6.4e-05 4096 320 2200 286848 46.239 55.5939 3258.36 1675.5 5035.78 5035.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 6.4e-05 512 115 500 172032 24.6579 6.7089 71.4703 208.946 312.022 312.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000128 2048 130 800 143104 11.5553 14.3373 287.874 419.209 733.053 733.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000128 2048 110 950 142592 17.7949 14.3621 361.822 419.146 813.228 813.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 3.2e-05 512 130 250 561152 26.1464 13.3588 114.144 419.046 572.88 573.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 330 6.4e-05 1024 50 700 176128 43.2155 13.484 195.702 417.669 670.287 670.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 3.2e-05 4096 160 8950 565760 225.471 134.607 29262 3990.25 33612.8 33613.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 0.000512 2048 102 1350 16896 5.49402 3.58803 57.2752 104.977 171.449 171.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 6.4e-05 4096 205 3400 225280 97.0577 55.5909 2928.24 1677.44 4758.49 4758.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 3.2e-05 2048 440 1300 542720 100.145 55.9534 1379.52 1677.18 3212.96 3213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 6.4e-05 4096 320 2200 286720 46.2357 55.5807 2118.14 1677.43 3897.47 3897.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 6.4e-05 512 115 500 163840 25.4484 6.70333 44.7532 209.185 286.327 286.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000128 2048 130 800 142848 11.5429 14.3736 187.454 419.005 632.45 632.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000128 2048 110 950 141824 17.7513 14.3329 234.039 418.277 684.502 684.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 3.2e-05 512 130 250 557056 26.246 13.3257 73.3879 418.045 531.187 531.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 330 6.4e-05 1024 50 700 172032 43.7671 13.4818 124.375 418.15 599.989 600.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 3.2e-05 4096 160 8950 565248 226.158 134.794 18978.7 3993.76 23333.8 23334.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 0.000512 2048 102 1350 16128 5.42781 3.52077 47.9782 103.771 160.813 160.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 6.4e-05 4096 205 3400 224256 97.1218 55.5941 2460.93 1675.05 4288.83 4288.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 3.2e-05 2048 440 1300 540672 100.351 55.9309 1167.61 1674.56 2998.61 2998.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 6.4e-05 4096 320 2200 286464 46.1949 55.5768 1792.63 1677.1 3571.59 3571.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 6.4e-05 512 115 500 147456 24.8151 6.5352 34.1897 198.241 264.018 264.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000128 2048 130 800 142848 11.537 14.3517 159.499 419.121 604.581 604.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000128 2048 110 950 142080 17.7855 14.3958 201.195 419.128 652.607 652.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 3.2e-05 512 130 250 552960 26.2333 13.2792 62.0901 416.775 518.562 518.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 330 6.4e-05 1024 50 700 172032 42.9279 13.3366 106.15 412.747 575.379 575.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 3.2e-05 4096 160 8950 563712 226.382 134.729 15753.4 3994.69 20109.6 20109.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 0.000512 2048 102 1350 15360 5.41283 3.47152 40.8273 102.492 152.317 152.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 6.4e-05 4096 205 3400 223232 97.0113 55.5479 2187.24 1671.42 4011.36 4011.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 3.2e-05 2048 440 1300 540672 100.067 55.951 1037.18 1670.64 2864 2864.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 6.4e-05 4096 320 2200 286208 46.2213 55.5919 1597.74 1676.4 3376.04 3376.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 6.4e-05 512 115 500 131072 26.2787 6.53517 27.3081 198.116 258.481 258.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000128 2048 130 800 142336 11.5441 14.3746 142.348 418.269 586.614 586.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000128 2048 110 950 141312 17.8027 14.3387 177.81 418.288 628.344 628.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 3.2e-05 512 130 250 557056 26.2472 13.3243 55.634 421.367 516.762 516.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 330 6.4e-05 1024 50 700 163840 44.8819 13.4861 90.3085 417.988 566.885 567.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 3.2e-05 4096 160 8950 565248 226.452 134.912 13847.7 3994.83 18204.4 18204.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 0.000512 2048 102 1350 17280 5.1327 3.56966 77.0147 104.742 190.57 190.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 6.4e-05 4096 205 3400 225216 97.2731 55.6993 4652.23 1676.49 6481.84 6481.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 3.2e-05 2048 440 1300 543744 100.325 56.1666 2175.73 1676.3 4008.7 4008.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 6.4e-05 4096 320 2200 286848 46.3601 55.7138 3345.59 1681.25 5128.99 5129.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 6.4e-05 512 115 500 165888 24.3397 6.5808 69.9426 204.412 305.519 305.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000128 2048 130 800 142992 11.5809 14.3505 292.461 419.32 737.787 737.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000128 2048 110 950 142560 17.8311 14.4124 368.519 419.331 820.198 820.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 3.2e-05 512 130 250 559872 26.2569 13.3836 114.799 419.215 573.845 573.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 330 6.4e-05 1024 50 700 170496 43.5811 13.3918 192.855 414.762 664.807 664.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 3.2e-05 4096 160 8950 565632 226.456 134.835 30721.2 3984.7 35067.6 35068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 0.000512 2048 102 1350 16704 5.27616 3.54099 62.2191 104.161 175.311 175.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 6.4e-05 4096 205 3400 224640 97.1019 55.6561 3299.94 1676.87 5129.71 5129.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 3.2e-05 2048 440 1300 543744 100.016 56.1213 1548.62 1676.5 3381.41 3381.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 6.4e-05 4096 320 2200 286560 46.2214 55.6558 2373.77 1676.86 4152.6 4152.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 6.4e-05 512 115 500 147456 24.8145 6.53802 44.9814 198.209 274.784 274.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000128 2048 130 800 142848 11.5668 14.4462 208.815 422.168 657.074 657.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000128 2048 110 950 142272 17.8182 14.3544 262.114 419.516 713.903 714.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 3.2e-05 512 130 250 557568 26.145 13.3382 81.7731 417.782 539.228 539.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 330 6.4e-05 1024 50 700 165888 43.2158 13.2613 134.208 408.568 599.47 599.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 3.2e-05 4096 160 8950 565632 225.455 134.669 21848.2 3990.17 26198.9 26199.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 0.000512 2048 102 1350 16416 5.3983 3.47283 54.5419 102.727 166.256 166.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 6.4e-05 4096 205 3400 222912 97.3836 55.6401 2699.86 1669.75 4522.78 4522.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 3.2e-05 2048 440 1300 539136 100.393 55.9643 1267.36 1669.28 3093.16 3093.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 6.4e-05 4096 320 2200 286416 46.3624 55.7162 1954.17 1674.53 3730.86 3730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 6.4e-05 512 115 500 165888 24.3591 6.58336 41.9084 204.274 277.36 277.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000128 2048 130 800 142560 11.5753 14.4433 172.376 422.619 621.085 621.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000128 2048 110 950 141696 17.8133 14.36 216.269 417.842 666.389 666.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 3.2e-05 512 130 250 552960 26.501 13.3506 67.5083 417.44 524.99 525.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 330 6.4e-05 1024 50 700 165888 43.2819 13.2756 110.541 408.458 575.772 575.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 3.2e-05 4096 160 8950 565056 226.182 134.713 17933.7 3989.4 22284.4 22284.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 410 0.000512 2048 102 1350 16128 5.3793 3.49392 49.7498 102.883 161.622 161.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 6.4e-05 4096 205 3400 223488 96.8419 55.5397 2548.76 1669.64 4370.93 4371.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 3.2e-05 2048 440 1300 539136 100.058 55.8387 1198.55 1668.88 3023.5 3023.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 6.4e-05 4096 320 2200 286272 46.1518 55.5695 1842.17 1675.7 3619.67 3619.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 6.4e-05 512 115 500 147456 24.8053 6.53654 35.5774 198.076 265.228 265.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000128 2048 130 800 142272 11.5353 14.3359 162.985 422.31 611.24 611.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000128 2048 110 950 141696 17.748 14.3197 204.914 417.877 654.958 655.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 3.2e-05 512 130 250 552960 25.9407 13.1979 63.8051 414.31 517.433 517.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 330 6.4e-05 1024 50 700 147456 43.6827 13.615 94.4091 395.932 547.854 548.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 3.2e-05 4096 160 8950 564480 226.617 134.924 16810.2 4021.03 21193.2 21193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 410 0.000512 2048 102 1350 15840 5.3512 3.42141 46.1752 101.555 156.617 156.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 6.4e-05 4096 205 3400 221760 97.6679 55.6708 2317.27 1670.49 4141.25 4141.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 3.2e-05 2048 440 1300 541440 100.114 55.9804 1104.67 1669.33 2930.26 2930.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 6.4e-05 4096 320 2200 285840 46.3715 55.7425 1687.07 1676.36 3465.62 3465.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 6.4e-05 512 115 500 138240 23.3264 6.06413 31.3714 185.812 246.817 246.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000128 2048 130 800 141840 11.5958 14.3816 149.087 418.235 593.374 593.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000128 2048 110 950 141120 17.8792 14.3963 188.516 418.173 639.067 639.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 3.2e-05 512 130 250 552960 26.5139 13.3524 59.0435 421.058 520.158 520.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 330 6.4e-05 1024 50 700 161280 43.0028 13.2367 94.9186 402.285 553.667 553.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 3.2e-05 4096 160 8950 561600 227.54 134.873 15384.4 3994.06 19741.3 19741.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 0.000512 2048 102 1350 16960 5.09981 3.54934 80.6531 104.238 193.65 193.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 6.4e-05 4096 205 3400 225280 97.0634 55.6728 4508.39 1675.66 6336.93 6337.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 3.2e-05 2048 440 1300 544000 100.07 56.0938 2127.39 1676.31 3960.03 3960.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 6.4e-05 4096 320 2200 286880 46.2438 55.6838 3237.32 1680.93 5020.26 5020.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 6.4e-05 512 115 500 163840 24.9331 6.62586 67.8903 208.006 307.7 307.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000128 2048 130 800 143040 11.5577 14.3594 284.228 419.122 729.344 729.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000128 2048 110 950 142720 17.8002 14.3852 359.803 419.125 811.212 811.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 3.2e-05 512 130 250 560640 26.1864 13.3731 112.038 419.147 570.934 571.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 330 6.4e-05 1024 50 700 174080 43.6752 13.514 191.625 419.075 668.107 668.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 3.2e-05 4096 160 8950 565760 225.689 134.761 29731.5 3983.71 34076.1 34076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 0.000512 2048 102 1350 16640 5.24627 3.52083 60.7035 103.608 173.192 173.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 6.4e-05 4096 205 3400 225280 96.9112 55.5926 3082.36 1676.32 4911.33 4911.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 3.2e-05 2048 440 1300 542720 100.065 55.9898 1447.55 1675.9 3279.68 3279.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 6.4e-05 4096 320 2200 286720 46.1553 55.5971 2213.3 1676.95 3992.09 3992.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 6.4e-05 512 115 500 163840 24.8802 6.61555 46.6421 206.302 284.682 284.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000128 2048 130 800 142720 11.5181 14.3399 194.961 418.709 639.604 639.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000128 2048 110 950 142080 17.7174 14.4468 245.852 417.754 695.877 695.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 3.2e-05 512 130 250 558080 26.2762 13.3571 76.4403 420.225 536.481 536.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 330 6.4e-05 1024 50 700 163840 44.0188 13.3223 124.412 412.447 594.42 594.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 3.2e-05 4096 160 8950 565760 225.382 134.658 20239.2 3988.23 24587.9 24588.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 0.000512 2048 102 1350 16320 5.41328 3.52051 52.7863 103.784 165.623 165.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 6.4e-05 4096 205 3400 222720 97.1438 55.5837 2638.5 1669.32 4460.68 4460.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 3.2e-05 2048 440 1300 541440 99.8471 55.9329 1230.28 1668.79 3055.01 3055.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 6.4e-05 4096 320 2200 286560 46.2181 55.6564 1902.93 1679 3683.88 3683.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 6.4e-05 512 115 500 153600 25.8234 6.62432 37.5915 206.282 276.562 276.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000128 2048 130 800 142560 11.5585 14.3552 166.553 419.117 611.654 611.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000128 2048 110 950 142080 17.7551 14.3464 210.169 417.829 660.201 660.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 3.2e-05 512 130 250 552960 26.4432 13.3488 65.0848 420.471 525.53 525.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 330 6.4e-05 1024 50 700 168960 43.4004 13.3368 109.298 412.338 578.595 578.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 3.2e-05 4096 160 8950 564480 226.158 134.794 17571.2 3989.51 21922.1 21922.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 410 0.000512 2048 102 1350 16640 5.43277 3.54515 51.3966 104.035 164.523 164.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 6.4e-05 4096 205 3400 222720 96.5929 55.3038 2399.75 1663.42 4215.22 4215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 3.2e-05 2048 440 1300 542720 100.202 56.0968 1139.51 1677.27 2973.24 2973.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 6.4e-05 4096 320 2200 286080 46.259 55.5935 1737 1673.87 3512.81 3512.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 6.4e-05 512 115 500 122880 25.9516 6.89248 28.4462 192.677 254.205 254.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000128 2048 130 800 142080 11.5367 14.3878 153.87 418.169 598.036 598.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000128 2048 110 950 140800 17.732 14.3933 192.148 416.412 640.785 640.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 3.2e-05 512 130 250 552960 26.6429 13.3575 60.0512 419.225 519.459 519.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 330 6.4e-05 1024 50 700 163840 44.1161 13.3239 99.079 412.588 569.323 569.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 3.2e-05 4096 160 8950 565760 225.852 134.756 15950.6 3994.76 20306.4 20306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 410 0.000512 2048 102 1350 16000 5.45456 3.54541 47.6916 104.242 161.055 161.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 6.4e-05 4096 205 3400 220800 97.3269 55.5105 2301.77 1667.14 4121.89 4122.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 3.2e-05 2048 440 1300 537600 100.042 56.062 1084.15 1666.18 2906.59 2906.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 6.4e-05 4096 320 2200 286400 46.2499 55.6742 1682.05 1675.7 3459.75 3459.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 6.4e-05 512 115 500 153600 25.8116 7.9031 34.2277 206.436 274.624 274.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000128 2048 130 800 141600 11.5303 14.3667 146.72 422.467 595.157 595.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000128 2048 110 950 140800 17.7951 14.342 185.947 417.442 635.632 635.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 3.2e-05 512 130 250 550400 25.8987 13.1437 57.5523 412.367 509.143 509.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 330 6.4e-05 1024 50 700 153600 45.49 13.3383 89.9413 412.649 561.632 561.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 3.2e-05 4096 160 8950 563200 228.389 135.412 15373 4006.3 19743.5 19743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 0.000512 2048 102 1380 16512 5.26256 3.5799 66.8389 104.698 180.49 180.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 6.4e-05 4096 205 3360 225280 96.8947 55.595 3588.91 1676.56 5418.1 5418.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1840 3.2e-05 2048 440 1320 545280 99.7151 56.0165 1779.62 1676.48 3612 3612.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 6.4e-05 4096 320 2220 286656 46.1944 55.573 2671.59 1677.22 4450.66 4450.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 520 6.4e-05 512 115 480 172032 24.6833 6.7113 55.7644 209.075 296.484 296.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1230 0.000128 2048 130 780 143744 11.5986 14.3506 392.76 419.392 838.177 838.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000128 2048 110 960 142336 17.8129 14.3434 469.036 419.449 920.744 920.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1140 3.2e-05 512 130 300 550912 26.9186 13.355 171.439 419.459 631.361 631.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 330 6.4e-05 1024 50 720 161792 45.1042 13.4803 144.999 417.932 621.731 621.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 3.2e-05 4096 160 8940 566528 225.401 134.541 23917.4 3981.73 28259.5 28259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 0.000512 2048 102 1380 16384 5.48886 3.57581 46.3853 104.695 160.257 160.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 810 6.4e-05 4096 205 3360 225280 96.9894 55.595 2344.27 1675.32 4172.32 4172.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1840 3.2e-05 2048 440 1320 544768 99.9423 55.9957 1349.15 1676.11 3181.37 3181.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 6.4e-05 4096 320 2220 286464 46.3766 55.5916 4349.51 1675.3 6126.87 6126.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 520 6.4e-05 512 115 480 172032 24.6748 6.70493 36.8683 213.87 282.356 282.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000128 2048 130 780 143744 11.6183 14.3361 390.653 420.728 837.413 837.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000128 2048 110 960 142336 17.8883 14.333 452.351 419.025 903.704 903.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1140 3.2e-05 512 130 300 550912 26.9657 13.3536 166.458 418.932 625.908 626.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 330 6.4e-05 1024 50 720 159744 45.3925 13.5004 100.103 426.722 585.934 586.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 3.2e-05 4096 160 8940 566272 225.72 134.561 15550.9 3977.48 19889.1 19889.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 0.000512 2048 102 1380 16128 5.44854 3.56259 38.598 104.451 152.175 152.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 810 6.4e-05 4096 205 3360 224256 96.9559 55.5953 1891.52 1673.01 3717.22 3717.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1840 3.2e-05 2048 440 1320 543744 99.7543 55.937 1162.64 1688.48 3006.98 3007.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 6.4e-05 4096 320 2220 286464 46.3155 55.5868 4310.05 1676.07 6088.1 6088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 520 6.4e-05 512 115 480 159744 25.2456 6.61709 28.7084 211.46 272.318 272.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000128 2048 130 780 143616 11.5991 14.346 392.172 418.997 837.191 837.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1090 0.000128 2048 110 960 142080 17.834 14.3756 505.177 418.494 955.986 956.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1140 3.2e-05 512 130 300 549888 26.9404 13.3468 165.775 418.333 624.581 624.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 330 6.4e-05 1024 50 720 153600 45.4376 13.3161 94.6717 412.229 565.873 566.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 3.2e-05 4096 160 8940 566016 225.308 134.524 12680.7 4004.85 17045.8 17046.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 410 0.000512 2048 102 1380 16384 5.19363 3.59014 95.8361 104.876 209.607 209.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 810 6.4e-05 4096 205 3360 225280 97.0436 55.5926 1645.85 1675.87 3474.49 3474.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 3.2e-05 2048 440 1320 544768 100.666 55.9884 2992.16 1675.55 4824.53 4824.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 6.4e-05 4096 320 2220 286464 46.3913 55.5772 4754.69 1675.86 6532.61 6532.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 520 6.4e-05 512 115 480 163840 25.4476 6.7031 25.5457 208.998 266.936 267.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000128 2048 130 780 143360 11.5932 14.3811 390.732 418.593 835.374 835.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1090 0.000128 2048 110 960 141824 17.8545 14.3364 498.446 418.02 948.769 948.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1140 3.2e-05 512 130 300 548864 26.914 13.3218 172.026 417.801 630.266 630.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 330 6.4e-05 1024 50 720 155648 45.9704 13.4861 86.5966 417.757 564.03 564.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 3.2e-05 4096 160 8940 566272 225.365 134.488 10983.2 3979.11 15322.6 15323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 0.000512 2048 102 1380 16480 5.16096 3.57411 84.9564 104.643 198.445 198.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 6.4e-05 4096 205 3360 225280 97.3611 55.7061 4917.1 1676.81 6747.13 6747.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 3.2e-05 2048 440 1320 545280 99.9413 56.2375 2365.02 1676.72 4198.08 4198.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 6.4e-05 4096 320 2220 286640 46.3708 55.6999 3607.85 1677.23 5387.22 5387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 6.4e-05 512 115 480 174080 24.6268 6.73386 76.3173 209.89 317.81 317.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1230 0.000128 2048 130 780 143760 11.608 14.3647 563.565 419.353 1008.96 1009.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000128 2048 110 960 142240 17.8728 14.3788 404.707 419.458 856.519 856.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 3.2e-05 512 130 300 550400 26.8355 13.3785 139.823 419.437 599.663 599.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 330 6.4e-05 1024 50 720 161280 45.4612 13.5513 202.805 419.362 681.396 681.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 3.2e-05 4096 160 8940 566720 226.423 134.826 32701.7 3981.17 37044.6 37044.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 0.000512 2048 102 1380 16320 5.4488 3.54304 57.8342 104.331 171.27 171.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 6.4e-05 4096 205 3360 225280 97.0442 55.6987 3059.59 1677.2 4889.67 4889.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 3.2e-05 2048 440 1320 545280 99.7928 56.0628 1465.17 1677.27 3298.46 3298.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 6.4e-05 4096 320 2220 286560 46.2194 55.6721 2239.63 1677.3 4018.9 4018.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 6.4e-05 512 115 480 163840 24.9018 6.62182 46.361 206.402 284.525 284.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1230 0.000128 2048 130 780 143680 11.5589 14.372 546.146 419.578 991.729 991.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000128 2048 110 960 142080 17.8197 14.3569 249.819 419.601 701.711 701.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 3.2e-05 512 130 300 550400 26.7903 13.3717 89.9254 421.531 551.798 551.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 330 6.4e-05 1024 50 720 158720 45.6994 13.5143 123.419 419.465 602.309 602.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 3.2e-05 4096 160 8940 566400 225.21 134.536 20245.6 3987.14 24592.9 24593.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 0.000512 2048 102 1380 16320 5.5128 3.57376 48.6804 104.767 162.652 162.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 6.4e-05 4096 205 3360 224640 97.3183 55.7221 2497.34 1674.09 4324.61 4324.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 3.2e-05 2048 440 1320 543360 100.216 56.0455 1194.84 1673.88 3025.15 3025.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 6.4e-05 4096 320 2220 286320 46.379 55.7177 1838.99 1675.37 3616.54 3616.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 520 6.4e-05 512 115 480 168960 24.4495 6.63366 39.4156 206.235 276.972 277.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1230 0.000128 2048 130 780 143520 11.5917 14.3548 550.98 418.848 995.847 995.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000128 2048 110 960 142080 17.8369 14.3597 205.544 418.867 656.707 656.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 3.2e-05 512 130 300 545280 26.9759 13.355 224.114 417.298 681.934 682.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 330 6.4e-05 1024 50 720 153600 45.5725 13.3439 98.042 412.246 569.414 569.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 3.2e-05 4096 160 8940 565440 226.262 134.709 16591.3 3980.22 20932.9 20933.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 0.000512 2048 102 1380 16000 5.41139 3.52176 41.2467 103.59 153.888 153.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 6.4e-05 4096 205 3360 225280 96.8643 55.5971 2120.53 1676.06 3949.19 3949.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1840 3.2e-05 2048 440 1320 545280 99.6356 56.0009 1394.02 1675.64 3225.46 3225.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 6.4e-05 4096 320 2220 286400 46.1673 55.5909 1559.77 1676.05 3337.66 3337.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 520 6.4e-05 512 115 480 163840 24.9025 6.61827 32.9746 206.272 271.004 271.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1230 0.000128 2048 130 780 143360 11.5379 14.3373 516.65 418.536 961.137 961.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000128 2048 110 960 141440 17.7459 14.3427 565.797 417.715 1015.7 1015.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1140 3.2e-05 512 130 300 547840 26.9375 13.3591 218.729 419.112 678.325 678.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 330 6.4e-05 1024 50 720 153600 45.426 13.4615 83.9876 412.363 555.449 555.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 3.2e-05 4096 160 8940 565760 225.468 134.674 14097.3 3984.92 18442.8 18443.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 0.000512 2048 102 1380 16512 5.16301 3.57376 80.0905 104.924 193.864 193.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 6.4e-05 4096 205 3360 225024 97.0719 55.6573 4518.61 1676.17 6347.66 6347.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 3.2e-05 2048 440 1320 545280 99.7602 56.062 2176.12 1676.06 4008.17 4008.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 6.4e-05 4096 320 2220 286560 46.2357 55.6667 3329.55 1677.19 5108.72 5108.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 6.4e-05 512 115 480 165888 24.7741 6.62397 67.5707 206.368 305.572 305.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000128 2048 130 780 143808 11.5583 14.3683 283.898 431.19 741.088 741.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000128 2048 110 960 142272 17.7855 14.3729 369.772 423.72 825.754 825.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 3.2e-05 512 130 300 549888 26.7631 13.3652 128.415 423.29 592.018 592.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 330 6.4e-05 1024 50 720 159744 45.2218 13.4538 184.925 418.98 662.799 662.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 3.2e-05 4096 160 8940 566400 225.774 134.662 30132.5 3995.84 34489.2 34489.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 0.000512 2048 102 1380 16128 5.45587 3.56362 55.7432 104.547 169.424 169.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 6.4e-05 4096 205 3360 224256 96.9611 55.594 2824.08 1674.56 4651.34 4651.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 3.2e-05 2048 440 1320 543744 99.6466 55.935 1360.2 1675.06 3191.01 3191.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 6.4e-05 4096 320 2220 286464 46.1514 55.5827 2076.27 1681.15 3859.22 3859.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 6.4e-05 512 115 480 159744 25.237 6.62285 43.2022 206.43 281.73 281.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1230 0.000128 2048 130 780 143616 11.548 14.3999 486.166 419.438 931.626 931.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000128 2048 110 960 142080 17.7614 14.3321 232.645 420.882 685.723 685.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 3.2e-05 512 130 300 549888 26.7199 13.347 85.697 418.718 544.67 544.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 330 6.4e-05 1024 50 720 153600 45.4191 13.3229 111.841 412.621 583.418 583.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 3.2e-05 4096 160 8940 566016 225.331 134.492 18814.3 3983.26 23157.8 23158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 0.000512 2048 102 1380 16128 5.44483 3.54141 46.6451 104.144 159.891 159.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 6.4e-05 4096 205 3360 224640 97.1321 55.6503 2330.37 1676.51 4159.81 4159.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 3.2e-05 2048 440 1320 543744 100.042 56.0684 1116.89 1676.24 2949.41 2949.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 6.4e-05 4096 320 2220 286272 46.222 55.6534 1708.32 1688.98 3499.25 3499.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 6.4e-05 512 115 480 147456 24.8189 6.53722 32.5942 198.169 262.431 262.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1230 0.000128 2048 130 780 143712 11.5692 14.4185 488.284 423.49 937.838 937.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000128 2048 110 960 142272 17.8084 14.361 191.94 424.448 648.667 648.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 3.2e-05 512 130 300 548352 26.6834 13.3362 68.9203 419.64 528.764 528.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 330 6.4e-05 1024 50 720 147456 45.8148 13.8407 88.467 408.478 556.814 556.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 3.2e-05 4096 160 8940 565632 225.384 134.656 15474.6 3997.17 19832.2 19832.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 0.000512 2048 102 1380 15360 5.46032 3.52522 39.3957 103.664 152.161 152.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 6.4e-05 4096 205 3360 224256 97.1169 55.5984 2100.03 1673.28 3926.17 3926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 3.2e-05 2048 440 1320 543744 99.8011 55.9199 1006.33 1673.07 2835.29 2835.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 6.4e-05 4096 320 2220 286080 46.1732 55.5949 1543 1675.32 3320.17 3320.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 6.4e-05 512 115 480 147456 24.8193 6.54026 29.4097 198.092 259.105 259.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1230 0.000128 2048 130 780 143232 11.5589 14.3729 483.187 418.679 927.875 927.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000128 2048 110 960 142080 17.7888 14.3316 172.761 422.111 627.094 627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 3.2e-05 512 130 300 546816 26.5614 13.2768 61.161 416.274 517.459 517.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 330 6.4e-05 1024 50 720 147456 46.3098 13.3188 80.0184 412.296 552.158 552.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 3.2e-05 4096 160 8940 565248 224.696 134.286 13951.5 3976.08 18286.9 18287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 0.000512 2048 102 1380 15360 5.45562 3.51846 35.8655 103.907 148.859 148.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 6.4e-05 4096 205 3360 222720 97.1192 55.5886 1806.37 1671.21 3630.43 3630.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 3.2e-05 2048 440 1320 541440 99.8524 56.1295 869.277 1670.58 2696 2696.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 6.4e-05 4096 320 2220 286080 46.2106 55.6616 1336.69 1676.35 3114.99 3115.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 520 6.4e-05 512 115 480 153600 25.8072 6.62118 26.6844 206.521 265.868 266.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1230 0.000128 2048 130 780 143520 11.5813 14.4343 488.731 424.491 939.312 939.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000128 2048 110 960 141120 17.7828 14.3647 148.968 418.233 599.447 599.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 3.2e-05 512 130 300 545280 26.9458 13.3379 199.098 417.796 657.368 657.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 330 6.4e-05 1024 50 720 153600 45.4969 13.3311 71.9438 412.812 543.797 543.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 3.2e-05 4096 160 8940 564480 226.111 134.753 12074.5 4002.36 16438.1 16438.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 0.000512 2048 102 1380 16576 5.18154 3.57814 76.1461 104.856 189.874 189.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 6.4e-05 4096 205 3360 224896 97.346 55.7148 4318.36 1675.12 6146.69 6146.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 3.2e-05 2048 440 1320 544768 100.141 56.0917 2072.63 1674.98 3904.01 3904.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 6.4e-05 4096 320 2220 286608 46.3732 55.7018 3172.58 1675.69 4950.43 4950.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 6.4e-05 512 115 480 172032 24.3021 6.64781 68.4081 206.878 306.477 306.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000128 2048 130 780 143696 11.5901 14.3708 269.824 419.024 714.884 714.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000128 2048 110 960 142240 17.8742 14.4063 353.97 418.963 805.317 805.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 3.2e-05 512 130 300 550144 26.7908 13.379 126.573 418.422 585.349 585.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 6.4e-05 1024 50 720 161280 45.3971 13.5229 176.888 420.698 656.722 656.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 3.2e-05 4096 160 8940 566272 226.136 134.692 28690.7 3975.97 33027.9 33028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 0.000512 2048 102 1380 16128 5.41981 3.51642 53.3771 103.901 166.327 166.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 6.4e-05 4096 205 3360 224000 97.2062 55.6605 2723.76 1674.88 4551.64 4551.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 3.2e-05 2048 440 1320 542976 99.9907 56.0742 1311.23 1674.36 3141.82 3141.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 6.4e-05 4096 320 2220 286496 46.2418 55.6699 2017.71 1679.13 3798.82 3798.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 6.4e-05 512 115 480 157696 24.6988 6.5721 40.3741 202.31 274.191 274.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000128 2048 130 780 143584 11.5588 14.3867 173.493 419.572 619.082 619.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000128 2048 110 960 142016 17.7935 14.348 224.753 418.92 675.916 676.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 3.2e-05 512 130 300 548352 26.8965 13.3667 81.1376 418.732 540.32 540.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 6.4e-05 1024 50 720 157696 45.1298 13.365 109.903 414.006 582.621 582.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 3.2e-05 4096 160 8940 566272 225.38 134.605 18201.7 3982.94 22545.1 22545.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 0.000512 2048 102 1380 15456 5.46445 3.50618 43.8978 103.356 156.343 156.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 6.4e-05 4096 205 3360 224448 97.4252 55.7614 2300.74 1673.31 4127.38 4127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 3.2e-05 2048 440 1320 542976 100.209 56.0435 1107.47 1672.98 2936.87 2937.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 6.4e-05 4096 320 2220 286272 46.3695 55.7047 1705.46 1675.28 3482.89 3482.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 6.4e-05 512 115 480 150528 25.4052 6.57757 33.1401 202.15 267.513 267.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000128 2048 130 780 143472 11.5896 14.3785 147.322 418.733 592.097 592.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000128 2048 110 960 141792 17.8434 14.379 191.447 418.677 642.447 642.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 3.2e-05 512 130 300 548352 26.9427 13.375 68.861 418.366 527.733 527.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 330 6.4e-05 1024 50 720 161280 45.3921 13.5291 96.0754 418.491 573.71 573.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 3.2e-05 4096 160 8940 564480 226.088 134.686 15329 3982.42 19672.6 19673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 410 0.000512 2048 102 1380 16128 5.44304 3.54918 41.4654 104.17 154.746 154.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 6.4e-05 4096 205 3360 224000 96.972 55.5978 2016.41 1674.7 3843.83 3843.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 3.2e-05 2048 440 1320 541184 100.102 55.984 970.406 1674.57 2801.23 2801.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 6.4e-05 4096 320 2220 286272 46.1685 55.5807 1500.37 1677.1 3279.3 3279.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 6.4e-05 512 115 480 143360 24.1148 6.4327 27.5322 192.696 251.015 251.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1230 0.000128 2048 130 780 143360 11.5446 14.3735 447.708 419.076 892.78 892.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000128 2048 110 960 141568 17.7772 14.3436 167.41 419.095 618.733 618.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 3.2e-05 512 130 300 544768 27.0508 13.3427 60.075 418.67 519.317 519.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 330 6.4e-05 1024 50 720 143360 45.7748 13.2254 74.7356 404.497 538.45 538.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 3.2e-05 4096 160 8940 564480 225.723 134.683 13442.6 3996.6 17800.1 17800.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 410 0.000512 2048 102 1380 15680 5.4383 3.48566 36.2101 103.055 148.304 148.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 6.4e-05 4096 205 3360 224000 97.3288 55.702 1779.47 1671.56 3604.21 3604.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 3.2e-05 2048 440 1320 542080 100.178 56.1382 864.751 1671.03 2692.26 2692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 6.4e-05 4096 320 2220 286160 46.384 55.696 1337.1 1678.34 3117.59 3117.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 6.4e-05 512 115 480 143360 24.2027 6.44125 24.7819 192.62 248.281 248.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1230 0.000128 2048 130 780 142800 11.6308 14.3869 451.833 418.369 896.303 896.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000128 2048 110 960 141120 17.8797 14.4138 150.032 418.463 600.891 600.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 3.2e-05 512 130 300 537600 27.0376 13.2396 53.7636 416.774 511.002 511.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 330 6.4e-05 1024 50 720 143360 46.5244 13.2841 66.902 409.038 535.963 536.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 3.2e-05 4096 160 8940 564480 225.355 134.358 11831.4 3980.53 16172.1 16172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 0.000512 2048 102 1380 16384 5.16573 3.5799 75.1915 104.79 188.837 188.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 6.4e-05 4096 205 3360 225280 97.0333 55.5999 4092.75 1676.94 5922.47 5922.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 3.2e-05 2048 440 1320 544768 99.8424 56.0396 1976.13 1676.78 3808.96 3809.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 6.4e-05 4096 320 2220 286464 46.2103 55.5859 3018.72 1676.94 4797.54 4797.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 6.4e-05 512 115 480 172032 24.6798 6.70138 66.0155 209.176 306.814 307.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000128 2048 130 780 143744 11.5569 14.3935 257.412 419.419 702.857 702.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000128 2048 110 960 142336 17.8012 14.4671 337.919 419.428 789.718 789.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 3.2e-05 512 130 300 550912 26.7313 13.3575 122.412 419.443 582.131 582.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 6.4e-05 1024 50 720 159744 45.3728 13.815 167.383 420.388 647.176 647.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 3.2e-05 4096 160 8940 566272 225.651 134.539 26661.7 4000.4 31022.7 31023.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 0.000512 2048 102 1380 16384 5.50618 3.59014 56.0142 104.958 170.179 170.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 6.4e-05 4096 205 3360 225280 97.0143 55.593 2797.59 1677.26 4627.59 4627.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 3.2e-05 2048 440 1320 544768 99.7808 56.183 1349.92 1677.68 3183.73 3183.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 6.4e-05 4096 320 2220 286464 46.2187 55.59 2072.11 1677.11 3851.11 3851.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 6.4e-05 512 115 480 163840 25.4323 6.7113 42.6263 209.151 284.159 284.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000128 2048 130 780 143360 11.5343 14.3558 177.078 420.984 624.031 624.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000128 2048 110 960 141824 17.7674 14.3806 230.675 418.187 681.117 681.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 3.2e-05 512 130 300 548864 26.718 13.3228 82.5608 417.97 540.764 540.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 6.4e-05 1024 50 720 155648 45.9544 13.4857 111.263 419.101 590.019 590.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 3.2e-05 4096 160 8940 566272 225.309 134.501 17931.2 3981.9 22273.3 22273.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 0.000512 2048 102 1380 15360 5.4568 3.52445 45.6334 103.687 158.42 158.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 6.4e-05 4096 205 3360 224256 97.1098 55.6014 2310.7 1673.75 4137.3 4137.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 3.2e-05 2048 440 1320 543744 99.8298 56.0204 1117.92 1673.23 2947.17 2947.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 6.4e-05 4096 320 2220 286080 46.225 55.6028 1712.9 1675.77 3490.57 3490.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 6.4e-05 512 115 480 147456 24.8219 6.53366 32.3026 198.077 261.977 262.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000128 2048 130 780 143232 11.5393 14.5202 147.19 418.854 592.174 592.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000128 2048 110 960 142080 17.7766 14.3524 192.172 420.747 645.149 645.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 3.2e-05 512 130 300 546816 26.562 13.2844 68.5188 416.396 524.944 525.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 330 6.4e-05 1024 50 720 147456 46.305 13.3217 88.3168 412.524 560.685 560.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 3.2e-05 4096 160 8940 565248 224.647 134.298 14797.5 3977.45 19134.3 19134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 410 0.000512 2048 102 1380 15360 5.41485 3.46931 42.4848 102.476 153.961 154.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 6.4e-05 4096 205 3360 223232 97.0551 55.538 2113.1 1671.09 3936.92 3937.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 3.2e-05 2048 440 1320 540672 100.022 55.9009 1029.25 1670.42 2855.76 2855.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 6.4e-05 4096 320 2220 285696 46.227 55.6012 1586.97 1673.95 3362.82 3362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 6.4e-05 512 115 480 131072 26.2803 6.53722 26.7029 198.091 257.851 258.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000128 2048 130 780 142848 11.5487 14.4955 137.171 418.278 581.569 581.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000128 2048 110 960 141312 17.8028 14.3612 178.628 418.232 629.128 629.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 3.2e-05 512 130 300 548864 26.73 13.3211 63.6113 417.744 521.596 521.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 330 6.4e-05 1024 50 720 147456 47.2128 13.4858 82.5112 417.94 561.366 561.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 3.2e-05 4096 160 8940 565248 226.424 134.894 13436.5 3992.1 17790.4 17790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 410 0.000512 2048 102 1380 15360 5.48307 3.5424 38.8195 104.03 151.993 152.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 6.4e-05 4096 205 3360 222720 96.624 55.3084 1927.06 1663.37 3742.51 3742.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 3.2e-05 2048 440 1320 542720 100.206 56.0616 942.217 1676.92 2775.57 2775.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 6.4e-05 4096 320 2220 285440 46.2828 55.6234 1444.6 1675.79 3222.37 3222.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 6.4e-05 512 115 480 122880 25.951 6.43827 23.3011 192.673 248.599 248.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000128 2048 130 780 142720 11.583 14.3857 380.584 418.145 824.776 824.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000128 2048 110 960 140800 17.7356 14.3173 162.604 416.436 611.198 611.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 3.2e-05 512 130 300 542720 27.2658 13.3591 58.2312 419.204 518.247 518.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 330 6.4e-05 1024 50 720 143360 46.9399 13.3204 74.6792 415.964 551.121 551.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 3.2e-05 4096 160 8940 565760 225.825 134.729 12237.2 4010.24 16608.4 16608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 0.000512 2048 102 1344 16640 5.32246 3.56995 64.9611 104.723 178.691 178.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 6.4e-05 4096 205 3392 225280 96.9483 55.5789 3558.38 1676.97 5388.02 5388.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1840 3.2e-05 2048 440 1280 544768 99.8497 55.9985 1729.6 1676.9 3562.51 3562.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 6.4e-05 4096 320 2176 287168 46.2106 55.5793 2573.38 1681.38 4356.63 4356.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 520 6.4e-05 512 115 512 167936 25.0323 6.71133 54.308 209.127 295.426 295.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1230 0.000128 2048 130 768 143616 11.5876 14.3404 373.449 439.745 839.196 839.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000128 2048 110 960 141824 17.8422 14.5435 456.479 428.81 917.785 917.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1140 3.2e-05 512 130 256 562176 26.2929 13.3557 152.186 419.563 611.587 611.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 330 6.4e-05 1024 50 704 165888 44.5623 13.6928 146.024 418.027 622.528 622.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 3.2e-05 4096 160 8960 566784 224.798 134.394 23552.5 3980.05 27892.1 27892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 0.000512 2048 102 1344 16640 5.48285 3.57376 45.1976 104.81 159.177 159.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 810 6.4e-05 4096 205 3392 225280 97.0057 55.6019 2285.06 1677.15 4114.96 4115.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1840 3.2e-05 2048 440 1280 544768 99.9392 56.2545 1302.39 1677.08 3135.83 3135.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 6.4e-05 4096 320 2176 286976 46.4243 55.586 4163.17 1677.14 5942.41 5942.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 520 6.4e-05 512 115 512 163840 25.4449 6.70851 34.3959 209.149 275.935 276.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000128 2048 130 768 143616 11.6099 14.4185 374.845 424.32 825.272 825.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000128 2048 110 960 141824 17.8674 14.3267 437.491 428.45 898.242 898.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1140 3.2e-05 512 130 256 561152 26.4112 13.3565 147.292 429.427 616.681 616.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 330 6.4e-05 1024 50 704 163840 44.8595 13.4892 93.4707 418.071 570.104 570.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 3.2e-05 4096 160 8960 566272 225.306 134.468 15077.4 3988.32 19425.9 19426.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 0.000512 2048 102 1344 16512 5.44576 3.56762 38.1716 104.548 151.848 151.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 810 6.4e-05 4096 205 3392 224256 96.9685 55.5844 1875.99 1674.54 3703.22 3703.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1840 3.2e-05 2048 440 1280 543744 99.769 56.0128 1137.13 1674.3 2967.38 2967.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 6.4e-05 4096 320 2176 287040 46.2989 55.5819 4127.05 1677.62 5906.63 5906.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 520 6.4e-05 512 115 512 159744 25.2553 6.61568 28.5268 206.48 267.111 267.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000128 2048 130 768 143424 11.5835 14.4138 372.959 419.381 818.409 818.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1090 0.000128 2048 110 960 141312 17.8704 14.3562 489.673 418.879 940.888 940.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1140 3.2e-05 512 130 256 559104 26.4052 13.3403 145.05 418.801 603.782 603.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 330 6.4e-05 1024 50 704 159744 44.6345 13.4656 96.6316 412.62 567.563 567.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 3.2e-05 4096 160 8960 566016 224.798 134.381 12456.7 3981.6 16797.9 16798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 410 0.000512 2048 102 1344 16384 5.19718 3.59082 91.4882 104.968 205.355 205.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 810 6.4e-05 4096 205 3392 225280 97.0256 55.595 1629.3 1677.29 3459.36 3459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 3.2e-05 2048 440 1280 544768 100.733 55.9808 2850.71 1677.7 4685.3 4685.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 6.4e-05 4096 320 2176 286976 46.4228 55.5758 4560.31 1677.26 6339.65 6339.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 520 6.4e-05 512 115 512 163840 25.4523 6.70778 25.5295 209.242 267.171 267.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000128 2048 130 768 143360 11.5937 14.3291 371.778 418.912 816.684 816.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1090 0.000128 2048 110 960 141312 17.8816 14.3299 487.178 418.237 937.73 937.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1140 3.2e-05 512 130 256 557056 26.4762 13.3278 151.752 418.091 609.846 609.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 330 6.4e-05 1024 50 704 163840 44.9473 13.4974 89.7841 418.241 566.685 566.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 3.2e-05 4096 160 8960 566272 225.324 134.484 10805.9 3982.42 15148.5 15148.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 0.000512 2048 102 1344 16640 5.15642 3.57171 82.0144 104.567 195.415 195.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 6.4e-05 4096 205 3392 225280 97.2863 55.7062 4781.86 1675.68 6610.68 6610.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 3.2e-05 2048 440 1280 544640 100.122 56.1421 2246.38 1676.41 4079.21 4079.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 6.4e-05 4096 320 2176 287120 46.3757 55.7103 3412.12 1676.09 5190.38 5190.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 6.4e-05 512 115 512 168960 25.1433 6.72768 72.1682 209.713 313.99 314.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1230 0.000128 2048 130 768 143600 11.6062 14.392 534.759 419.21 980.044 980.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000128 2048 110 960 141920 17.8733 14.4621 390.91 419.221 842.569 842.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 3.2e-05 512 130 256 561920 26.1503 13.3816 124.831 419.04 583.588 583.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 330 6.4e-05 1024 50 704 166400 44.7641 13.7763 198.408 419.078 676.237 676.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 3.2e-05 4096 160 8960 566720 226.057 134.712 31562.8 3978.68 35902.7 35903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 0.000512 2048 102 1344 16320 5.44144 3.54893 54.79 104.236 168.131 168.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 6.4e-05 4096 205 3392 225280 97.0283 55.687 2902.51 1675.63 4730.99 4731.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 3.2e-05 2048 440 1280 544000 100.047 56.1731 1365.95 1675.44 3197.78 3197.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 6.4e-05 4096 320 2176 287040 46.2568 55.6764 2069.77 1675.63 3847.42 3847.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 6.4e-05 512 115 512 163840 24.9128 6.62342 45.131 206.226 283.134 283.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1230 0.000128 2048 130 768 143520 11.5692 14.361 517.196 419.209 962.409 962.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000128 2048 110 960 141760 17.821 14.3883 238.295 419.225 689.829 689.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 3.2e-05 512 130 256 560640 26.1721 13.3704 80.263 419.002 539 539.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 330 6.4e-05 1024 50 704 163840 45.0728 13.5127 120.284 419.073 598.158 598.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 3.2e-05 4096 160 8960 566400 225.237 134.562 19067.6 3976.85 23404.6 23405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 0.000512 2048 102 1344 16320 5.51658 3.57171 44.9699 104.776 158.947 159.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 6.4e-05 4096 205 3392 224640 97.322 55.714 2402.82 1674.14 4230.15 4230.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 3.2e-05 2048 440 1280 543360 100.244 56.1193 1128.34 1674.15 2959.01 2959.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 6.4e-05 4096 320 2176 286800 46.3804 55.7074 1714.41 1678.46 3495.03 3495.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 6.4e-05 512 115 512 153600 25.8662 6.63149 34.656 206.44 273.838 274.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1230 0.000128 2048 130 768 143280 11.6035 14.3479 519.349 418.795 964.173 964.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000128 2048 110 960 141600 17.8645 14.3585 197.467 418.809 648.598 648.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 3.2e-05 512 130 256 556800 26.3233 13.3427 195.039 417.318 652.215 652.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 330 6.4e-05 1024 50 704 161280 44.5307 13.3387 97.5778 412.268 567.936 568.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 3.2e-05 4096 160 8960 565440 225.535 134.549 15791 3979.99 20131.5 20131.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 0.000512 2048 102 1344 16000 5.40957 3.52051 39.1951 103.675 151.916 152.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 6.4e-05 4096 205 3392 225280 96.8995 55.5804 2066.71 1677.44 3896.78 3896.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1840 3.2e-05 2048 440 1280 542720 100.091 56.0805 1091.31 1677.02 2924.66 2924.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 6.4e-05 4096 320 2176 287040 46.1592 55.5882 1482.93 1680.96 3265.71 3265.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 520 6.4e-05 512 115 512 163840 24.9016 6.61914 32.3375 206.44 270.546 270.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1230 0.000128 2048 130 768 143040 11.5284 14.3366 505.467 418.874 950.28 950.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000128 2048 110 960 140800 17.768 14.3277 549.092 417.975 999.266 999.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1140 3.2e-05 512 130 256 558080 26.348 13.355 189.186 419.405 648.477 648.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 330 6.4e-05 1024 50 704 153600 45.4008 13.3657 80.8108 412.656 552.449 552.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 3.2e-05 4096 160 8960 565760 225.457 134.682 13577.6 3990.83 17929 17929.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 0.000512 2048 102 1344 16000 5.45997 3.52 35.5064 103.668 148.269 148.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 810 6.4e-05 4096 205 3392 224000 97.3754 55.7042 1879.17 1674.08 3706.48 3706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1840 3.2e-05 2048 440 1280 544000 100.132 56.1798 1265.54 1673.55 3095.57 3095.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 6.4e-05 4096 320 2176 286400 46.4268 55.7363 5460.25 1676.12 7238.62 7238.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 520 6.4e-05 512 115 512 153600 25.874 6.63008 27.7264 214.42 274.886 275.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000128 2048 130 768 143200 11.6142 14.412 533.209 418.887 978.199 978.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000128 2048 110 960 141600 17.8923 14.3844 600.762 435.154 1068.3 1068.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1140 3.2e-05 512 130 256 556800 26.1593 13.3181 201.499 436.366 677.528 677.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 330 6.4e-05 1024 50 704 153600 45.5691 13.3426 81.5889 412.243 552.955 553.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 3.2e-05 4096 160 8960 564800 226.955 134.977 12468.3 3995.57 16826.3 16826.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 0.000512 2048 102 1344 16704 5.15686 3.58221 78.968 104.936 192.755 192.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 6.4e-05 4096 205 3392 225024 97.0357 55.6615 4394.08 1676.35 6223.27 6223.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 3.2e-05 2048 440 1280 544512 99.8961 56.0087 2074.52 1676.34 3906.93 3907.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 6.4e-05 4096 320 2176 287136 46.2346 55.6538 3134.99 1677.36 4914.31 4914.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 6.4e-05 512 115 512 159744 25.2704 6.62467 63.2459 206.387 301.769 301.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000128 2048 130 768 143616 11.5531 14.3662 271.679 419.65 717.323 717.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000128 2048 110 960 141696 17.8118 14.4343 359.734 419.44 811.522 811.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 3.2e-05 512 130 256 560640 26.1072 13.355 114.851 418.681 573.178 573.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 330 6.4e-05 1024 50 704 165888 44.3901 13.6581 184.187 416.66 659.109 659.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 3.2e-05 4096 160 8960 566400 225.459 134.635 29003.3 3982.14 33346 33346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 0.000512 2048 102 1344 16512 5.3152 3.5657 53.3422 104.448 166.787 166.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 6.4e-05 4096 205 3392 224256 96.9303 55.5921 2743.18 1672.96 4568.81 4568.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 3.2e-05 2048 440 1280 543744 99.6767 55.9505 1299.59 1672.82 3128.19 3128.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 6.4e-05 4096 320 2176 287040 46.152 55.5852 1962.09 1676.03 3739.93 3740.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 6.4e-05 512 115 512 159744 25.2432 6.62118 42.2871 206.222 280.617 280.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1230 0.000128 2048 130 768 143424 11.5554 14.3618 461.105 419.056 906.154 906.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000128 2048 110 960 141312 17.7846 14.3565 225.487 418.548 676.273 676.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 3.2e-05 512 130 256 559104 26.1757 13.343 76.5884 418.321 534.612 534.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 330 6.4e-05 1024 50 704 159744 44.577 13.3221 111.689 412.346 582.142 582.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 3.2e-05 4096 160 8960 566016 224.76 134.387 18132.7 3977.1 22469.4 22469.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 0.000512 2048 102 1344 16128 5.4345 3.54352 43.9983 104.06 157.15 157.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 6.4e-05 4096 205 3392 224640 97.1338 55.6708 2264.27 1675.34 4092.56 4092.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 3.2e-05 2048 440 1280 543744 100.022 56.062 1063.6 1676.14 2895.99 2896.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 6.4e-05 4096 320 2176 286848 46.2264 55.6472 1617.06 1675.2 3394.23 3394.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 6.4e-05 512 115 512 147456 24.8112 6.54291 31.6969 198.009 261.301 261.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1230 0.000128 2048 130 768 143424 11.5753 14.4077 464.086 419.172 909.318 909.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000128 2048 110 960 141696 17.8246 14.3569 186.219 419.211 637.716 637.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 3.2e-05 512 130 256 557568 26.1478 13.3359 61.4982 417.317 518.489 518.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 330 6.4e-05 1024 50 704 156672 44.4889 13.355 89.0432 408.157 555.257 555.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 3.2e-05 4096 160 8960 565632 225.427 134.661 14918 3989.07 19267.6 19268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 410 0.000512 2048 102 1344 16128 5.4295 3.52467 38.6554 103.765 151.49 151.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 6.4e-05 4096 205 3392 224256 97.1005 55.594 1999.56 1674.9 3827.29 3827.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 3.2e-05 2048 440 1280 543744 99.7777 55.9181 941.626 1674.4 2771.88 2772.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 6.4e-05 4096 320 2176 286848 46.2214 55.5962 1429.28 1678.73 3209.91 3209.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 6.4e-05 512 115 512 147456 24.8356 6.53424 27.9986 198.217 257.823 258.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1230 0.000128 2048 130 768 143232 11.5507 14.3282 461.091 419.08 906.124 906.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000128 2048 110 960 141312 17.8074 14.4109 164.141 419.168 615.635 615.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 3.2e-05 512 130 256 552960 26.2188 13.279 53.619 416.677 509.982 510.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 330 6.4e-05 1024 50 704 159744 44.6702 13.3195 81.153 412.696 552.049 552.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 3.2e-05 4096 160 8960 565248 224.626 134.289 13153.4 3980.21 17492.9 17493.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 0.000512 2048 102 1344 15360 5.45094 3.52301 33.4811 103.81 146.378 146.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 6.4e-05 4096 205 3392 222720 97.1316 55.6034 1752.73 1669.62 3575.23 3575.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 3.2e-05 2048 440 1280 541440 99.8619 56.161 829.755 1668.98 2654.93 2655.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 6.4e-05 4096 320 2176 286560 46.2438 55.6628 1262.69 1677.07 3041.75 3041.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 6.4e-05 512 115 512 153600 25.8118 6.62378 26.2333 206.318 265.231 265.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1230 0.000128 2048 130 768 143040 11.5855 14.3848 463.008 419.185 908.245 908.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000128 2048 110 960 141120 17.7869 14.42 144.952 417.845 595.107 595.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 3.2e-05 512 130 256 552960 26.56 13.34 172.611 418.229 630.94 631.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 330 6.4e-05 1024 50 704 153600 45.487 13.3733 69.5031 412.451 541.031 541.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 3.2e-05 4096 160 8960 564480 226.11 134.782 11693.1 4002.79 16057.2 16057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 0.000512 2048 102 1344 16576 5.18378 3.57894 72.5303 104.855 186.255 186.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 6.4e-05 4096 205 3392 225344 97.2963 55.7078 4134.58 1675.11 5962.84 5962.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 3.2e-05 2048 440 1280 544768 100.136 56.1774 1944.92 1674.99 3776.38 3776.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 6.4e-05 4096 320 2176 287056 46.3892 55.7058 2947.9 1675.71 4725.79 4725.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 6.4e-05 512 115 512 164864 24.9866 6.64566 62.9026 206.884 301.658 301.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000128 2048 130 768 143584 11.5894 14.3565 253.205 419.137 698.358 698.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000128 2048 110 960 141792 17.8698 14.369 337.742 419.045 789.128 789.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 3.2e-05 512 130 256 560896 26.1702 13.3766 111.79 418.286 569.804 569.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 6.4e-05 1024 50 704 164864 44.918 13.5229 170.947 418.336 647.946 648.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 3.2e-05 4096 160 8960 566272 226.007 134.583 27156.5 3975.99 31493.5 31493.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 0.000512 2048 102 1344 16128 5.41126 3.52051 49.8621 103.802 162.718 162.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 6.4e-05 4096 205 3392 224896 97.0255 55.6646 2630.52 1673.01 4456.36 4456.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 3.2e-05 2048 440 1280 542976 99.9595 56.0644 1240.2 1672.73 3069.12 3069.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 6.4e-05 4096 320 2176 286944 46.2728 55.6731 1896.05 1675.41 3673.5 3673.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 6.4e-05 512 115 512 157696 24.7353 6.56794 39.6099 202.114 273.265 273.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000128 2048 130 768 143584 11.5635 14.4874 164.818 419.109 610.052 610.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000128 2048 110 960 141568 17.815 14.3546 216.824 418.516 667.616 667.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 3.2e-05 512 130 256 559104 26.2006 13.3601 72.7363 418.325 530.814 530.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 6.4e-05 1024 50 704 157696 45.1397 13.3612 104.393 413.606 576.725 576.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 3.2e-05 4096 160 8960 566272 224.71 134.435 17402.6 3978.59 21740.7 21741.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 0.000512 2048 102 1344 15456 5.44966 3.49885 41.4865 103.354 153.905 154.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 6.4e-05 4096 205 3392 224448 97.4163 55.7199 2221.24 1673.35 4047.87 4048.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 3.2e-05 2048 440 1280 542976 100.161 56.0536 1048.08 1673.88 2878.33 2878.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 6.4e-05 4096 320 2176 286608 46.3831 55.7119 1598.81 1675.14 3376.13 3376.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 6.4e-05 512 115 512 150528 25.4049 6.57731 31.8807 202.15 266.259 266.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000128 2048 130 768 143136 11.5692 14.4138 139.143 418.728 583.932 584.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000128 2048 110 960 141120 17.847 14.3956 184.464 418.684 635.498 635.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 3.2e-05 512 130 256 559104 26.2691 13.377 61.1424 418.371 519.345 519.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 330 6.4e-05 1024 50 704 161280 45.4098 13.5268 91.5282 418.497 569.188 569.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 3.2e-05 4096 160 8960 564480 226.081 134.689 14624 3988.93 18974.1 18974.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 410 0.000512 2048 102 1344 16128 5.44419 3.54701 38.5076 104.123 151.736 151.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 6.4e-05 4096 205 3392 224000 96.9675 55.5946 1943.56 1673.91 3770.18 3770.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 3.2e-05 2048 440 1280 541184 100.123 55.9247 920.324 1673.5 2750.03 2750.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 6.4e-05 4096 320 2176 286720 46.1599 55.5892 1406.1 1678.98 3186.91 3186.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 6.4e-05 512 115 512 143360 24.1116 6.43533 26.9527 192.615 250.353 250.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1230 0.000128 2048 130 768 143360 11.5474 14.3905 425.191 418.935 870.135 870.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000128 2048 110 960 141568 17.7804 14.3299 162.655 418.979 613.846 613.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 3.2e-05 512 130 256 559104 26.172 13.3489 54.166 420.821 514.694 514.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 330 6.4e-05 1024 50 704 143360 45.7648 13.2301 71.3712 404.222 534.804 534.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 3.2e-05 4096 160 8960 564480 225.216 134.432 12814.6 3990.57 17165.2 17165.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 410 0.000512 2048 102 1344 15680 5.44973 3.4865 34.3306 104.067 147.447 147.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 6.4e-05 4096 205 3392 224000 97.3117 55.6969 1728.27 1688.02 3569.44 3569.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 3.2e-05 2048 440 1280 542080 100.106 56.0435 825.568 1687.87 2669.75 2669.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 6.4e-05 4096 320 2176 286160 46.3741 55.6974 1261.32 1691.2 3054.67 3054.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 6.4e-05 512 115 512 143360 24.1696 8.31043 24.0535 194.505 251.277 251.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1230 0.000128 2048 130 768 142800 11.63 14.3639 429.003 422.505 877.575 877.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000128 2048 110 960 141120 17.8816 14.4218 146.465 422.517 601.389 601.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 3.2e-05 512 130 256 555520 25.9742 13.2387 48.5396 418.918 506.854 506.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 330 6.4e-05 1024 50 704 143360 46.5469 13.329 63.6357 413.049 536.773 536.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 3.2e-05 4096 160 8960 564480 225.433 134.343 11414.4 4008.6 15783.2 15783.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 0.000512 2048 102 1344 16640 5.15014 3.57376 74.3446 104.708 187.887 187.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 6.4e-05 4096 205 3392 225280 97.0243 55.6037 4096.23 1675.55 5924.55 5924.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 3.2e-05 2048 440 1280 544768 99.8498 55.9702 1940.84 1675.39 3772.21 3772.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 6.4e-05 4096 320 2176 286976 46.2163 55.5911 2943.7 1675.53 4721.12 4721.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 6.4e-05 512 115 512 163840 25.4347 6.70746 63.0137 208.952 304.351 304.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000128 2048 130 768 143616 11.5553 14.3359 253.626 419.131 698.721 698.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000128 2048 110 960 141824 17.8178 14.333 336.984 419.09 788.325 788.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 3.2e-05 512 130 256 561152 26.1533 13.353 112.929 421.434 574.051 574.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 6.4e-05 1024 50 704 163840 44.8819 13.484 169.557 417.672 645.81 645.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 3.2e-05 4096 160 8960 566272 225.248 134.461 26413.3 3984.13 30757.5 30757.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 0.000512 2048 102 1344 16384 5.39251 3.59014 53.4542 105.892 168.439 168.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 6.4e-05 4096 205 3392 225280 97.0393 55.5942 2745.55 1691.96 4590.28 4590.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 3.2e-05 2048 440 1280 544768 99.8173 55.9678 1304.94 1692.36 3153.24 3153.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 6.4e-05 4096 320 2176 286976 46.2259 55.6006 1989.34 1691.96 3783.2 3783.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 6.4e-05 512 115 512 163840 25.4335 6.70896 42.2789 211.034 285.699 285.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000128 2048 130 768 143360 11.5405 14.3666 171.723 422.607 620.31 620.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000128 2048 110 960 141312 17.77 14.3895 227.877 421.892 682.027 682.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 3.2e-05 512 130 256 557056 26.2372 13.3266 74.6756 421.665 536.092 536.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 6.4e-05 1024 50 704 163840 44.8783 13.4799 114.282 423.595 596.453 596.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 3.2e-05 4096 160 8960 566272 225.321 134.485 17450.9 4017.18 21828.2 21828.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 410 0.000512 2048 102 1344 16128 5.41923 3.52669 45.475 103.765 158.302 158.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 6.4e-05 4096 205 3392 224256 97.0944 55.6127 2271.69 1674.92 4099.46 4099.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 3.2e-05 2048 440 1280 543744 99.8036 56.0841 1079.82 1674.52 2910.39 2910.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 6.4e-05 4096 320 2176 286848 46.2278 55.5933 1645.65 1680.35 3427.89 3427.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 6.4e-05 512 115 512 147456 24.8278 6.53674 31.7745 198.221 261.598 261.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000128 2048 130 768 143232 11.5329 14.332 143.041 419.15 588.126 588.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000128 2048 110 960 141312 17.8001 14.3291 189.344 419.166 640.742 640.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 3.2e-05 512 130 256 552960 26.2245 13.2787 62.1076 418.675 520.472 520.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 330 6.4e-05 1024 50 704 159744 44.6537 13.3207 92.7904 412.702 563.684 563.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 3.2e-05 4096 160 8960 565248 224.673 134.277 14394.1 3980.24 18733.7 18734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 410 0.000512 2048 102 1344 15360 5.41238 3.46698 39.635 102.554 151.182 151.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 6.4e-05 4096 205 3392 223232 97.0609 55.554 2072.6 1672.22 3897.57 3897.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 3.2e-05 2048 440 1280 540672 100.047 55.8595 990.36 1671.61 2818.04 2818.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 6.4e-05 4096 320 2176 286208 46.2173 55.5915 1512.09 1675.12 3289.09 3289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 6.4e-05 512 115 512 131072 26.2636 6.55763 26.2206 198.228 257.52 257.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000128 2048 130 768 142848 11.5269 14.4839 132.012 423.212 581.309 581.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000128 2048 110 960 141312 17.7992 14.3401 175.282 418.506 626.031 626.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 3.2e-05 512 130 256 557056 26.269 13.3283 57.0429 418.024 514.852 515.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 330 6.4e-05 1024 50 704 163840 44.9035 13.4859 87.6232 418.211 564.44 564.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 3.2e-05 4096 160 8960 565248 225.868 134.677 12990.2 3994.66 17345.8 17346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 410 0.000512 2048 102 1344 15360 5.47997 3.54675 37.2863 104.035 150.46 150.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 6.4e-05 4096 205 3392 222720 96.6042 55.2981 1908.21 1663.39 3723.65 3723.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 3.2e-05 2048 440 1280 542720 100.199 56.1459 916.083 1677.04 2749.63 2749.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 6.4e-05 4096 320 2176 286080 46.2659 55.6025 1393.16 1673.79 3168.9 3168.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 6.4e-05 512 115 512 122880 25.9638 6.43248 23.0133 192.668 248.315 248.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000128 2048 130 768 142720 11.5473 14.353 121.119 418.151 565.246 565.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000128 2048 110 960 139520 17.7725 14.3515 160.244 416.392 608.859 608.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 3.2e-05 512 130 256 552960 26.6596 13.3542 52.9028 419.227 512.331 512.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 330 6.4e-05 1024 50 704 143360 46.969 13.3201 72.1359 412.639 545.282 545.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 3.2e-05 4096 160 8960 565760 225.508 134.437 11920.7 3988.03 16269.1 16269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 410 0.000512 2048 102 1344 15360 5.49299 3.55738 36.4802 104.193 149.836 149.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 6.4e-05 4096 205 3392 221184 97.1344 55.4056 1787.1 1666.28 3606.06 3606.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 3.2e-05 2048 440 1280 540672 99.339 55.7922 865.414 1665.23 2685.94 2686.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 6.4e-05 4096 320 2176 286464 46.1926 55.5987 1324.79 1674.59 3101.24 3101.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 6.4e-05 512 115 512 147456 24.8307 6.53334 26.016 198.18 255.8 255.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1230 0.000128 2048 130 768 142080 11.5608 14.361 390.824 421.479 838.298 838.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000128 2048 110 960 139776 17.8183 14.3901 153.517 417.194 603.021 603.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 3.2e-05 512 130 256 540672 26.4389 13.1265 49.5898 412.352 501.69 501.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 330 6.4e-05 1024 50 704 147456 43.7577 13.1562 70.4075 396.134 523.668 523.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 3.2e-05 4096 160 8960 565248 224.704 134.299 11143.7 3977.6 15480.7 15481.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 410 0.000512 2048 102 1408 14336 5.26342 3.58253 86.883 105.021 200.864 200.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 6.4e-05 4096 205 3456 221568 97.961 55.6589 5609.84 1677.54 7441.15 7441.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 3.2e-05 2048 440 1280 543488 100.889 56.064 3128.36 1680.06 4965.54 4965.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 6.4e-05 4096 320 2176 286432 46.5354 55.681 4851.99 1677.93 6632.22 6632.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 520 6.4e-05 512 115 512 135168 28.154 6.71334 66.3102 209.172 310.595 310.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000128 2048 130 768 142336 11.6205 14.4302 420.622 419.507 866.258 866.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1090 0.000128 2048 110 1024 139776 18.0056 14.3993 522.396 419.642 974.544 974.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1140 3.2e-05 512 130 256 557568 26.6127 13.3719 168.823 419.469 628.462 628.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 330 6.4e-05 1024 50 768 157696 46.0139 13.5332 260.872 419.381 740.02 740.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1220 3.2e-05 4096 160 8960 566784 225.28 134.481 23401.9 3984.31 27746.4 27746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 410 0.000512 2048 102 1408 14208 5.40874 3.584 65.7714 104.599 179.474 179.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 6.4e-05 4096 205 3456 221440 97.5771 55.5896 3969.49 1675.01 5797.81 5797.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 3.2e-05 2048 440 1280 543232 100.003 56.0906 1890.83 1674.95 3722.04 3722.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 6.4e-05 4096 320 2176 286400 46.144 55.5704 2879.41 1675.68 4656.89 4656.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 520 6.4e-05 512 115 512 135168 28.0403 6.70797 50.3928 208.884 294.27 294.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1230 0.000128 2048 130 768 142272 11.5737 14.3828 434.074 419.092 879.196 879.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000128 2048 110 1024 139648 17.8593 14.3502 345.151 419.03 796.495 796.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1140 3.2e-05 512 130 256 557056 26.5115 13.3489 157.745 419.054 616.848 617.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 330 6.4e-05 1024 50 768 155648 45.8658 13.482 173.416 417.552 650.527 650.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 3.2e-05 4096 160 8960 566784 224.69 134.396 26161 3975.24 30495.8 30496.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 410 0.000512 2048 102 1408 14080 5.58698 3.57974 46.7737 104.723 160.778 160.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 6.4e-05 4096 205 3456 221184 97.8047 55.5991 2566.87 1675.78 4396.19 4396.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1840 3.2e-05 2048 440 1280 542720 100.173 55.9759 1284.73 1675.64 3116.69 3116.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 6.4e-05 4096 320 2176 286208 46.214 55.6095 1862.01 1675.77 3639.68 3639.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 520 6.4e-05 512 115 512 131072 28.4453 6.70858 33.4601 208.98 277.837 278.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1230 0.000128 2048 130 768 142208 11.5781 14.3606 434.968 419.207 880.191 880.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000128 2048 110 1024 139520 17.9486 14.3626 493.18 419.214 944.814 944.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1140 3.2e-05 512 130 256 557056 26.5997 13.3539 151.768 419.14 611.052 611.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 330 6.4e-05 1024 50 768 155648 45.9297 13.4841 112.59 417.732 589.944 590.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 3.2e-05 4096 160 8960 566272 225.191 134.491 16920.5 3978.87 21259.5 21259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 410 0.000512 2048 102 1408 13824 5.56003 3.56445 38.7161 104.451 152.404 152.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 810 6.4e-05 4096 205 3456 220416 97.7351 55.5897 2086.48 1672.98 3912.93 3913.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1840 3.2e-05 2048 440 1280 542208 99.9413 55.9391 1257.64 1674.16 3087.85 3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 6.4e-05 4096 320 2176 286272 46.3071 55.5933 4361.77 1676.17 6139.92 6140
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 520 6.4e-05 512 115 512 122880 28.5724 6.61536 26.0139 206.241 267.678 267.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000128 2048 130 768 142080 11.5682 14.4097 432.731 419.046 877.832 877.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000128 2048 110 1024 139392 17.9029 14.3331 485.414 426.569 944.325 944.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1140 3.2e-05 512 130 256 556032 26.5425 13.3426 150.557 423.337 613.971 614.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 330 6.4e-05 1024 50 768 147456 46.2516 13.3181 87.4626 416.715 563.967 564.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 3.2e-05 4096 160 8960 566016 224.745 134.383 13770.9 3984.84 18115.3 18115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 410 0.000512 2048 102 1408 13824 5.6144 3.59027 34.2742 104.952 148.549 148.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 810 6.4e-05 4096 205 3456 221184 97.7769 55.5905 1873.85 1676.97 3704.33 3704.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1840 3.2e-05 2048 440 1280 542720 100.225 56.0025 1167.26 1676.93 3000.59 3000.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 6.4e-05 4096 320 2176 286208 46.3811 55.6034 4330.87 1677.14 6110.08 6110.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 520 6.4e-05 512 115 512 131072 28.4692 6.7072 24.8413 209.231 269.49 269.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000128 2048 130 768 141824 11.5773 14.3337 428.419 418.829 873.237 873.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000128 2048 110 1024 138752 17.9226 14.3278 478.172 421.21 931.738 931.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1140 3.2e-05 512 130 256 552960 26.6491 13.3288 147.666 417.933 605.775 605.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 330 6.4e-05 1024 50 768 155648 45.9651 13.4839 88.0635 418.023 565.755 565.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 3.2e-05 4096 160 8960 566272 225.241 134.501 12304.2 3996.06 16660.4 16660.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 410 0.000512 2048 102 1408 13440 5.51331 3.52256 30.9219 103.592 143.664 143.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 810 6.4e-05 4096 205 3456 221440 97.6291 55.5972 1716.77 1676.06 3546.2 3546.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1840 3.2e-05 2048 440 1280 542720 100.129 56.066 1109.68 1676.13 2942.17 2942.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 6.4e-05 4096 320 2176 286080 46.3025 55.5931 4322.25 1678.22 6102.44 6102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 520 6.4e-05 512 115 512 122880 28.5598 9.13613 22.0148 206.387 266.337 266.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000128 2048 130 768 141760 11.5589 14.3857 429.342 418.471 873.833 873.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000128 2048 110 1024 138880 17.8672 14.3816 479.38 417.687 929.42 929.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1140 3.2e-05 512 130 256 552960 26.8076 13.3467 148.465 419.104 607.922 608.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 330 6.4e-05 1024 50 768 143360 46.8916 13.3167 93.8504 412.31 566.585 566.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 3.2e-05 4096 160 8960 565760 225.486 134.726 11298.1 3998.76 15657.5 15657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 410 0.000512 2048 102 1408 13056 5.57466 3.5328 27.7711 103.677 140.671 140.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 810 6.4e-05 4096 205 3456 219648 98.0148 55.593 1574.3 1673.47 3401.52 3401.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1840 3.2e-05 2048 440 1280 540672 100.466 56.0493 1048.14 1673.02 2877.85 2877.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 6.4e-05 4096 320 2176 286080 46.3702 55.5889 4292.42 1677.18 6071.65 6071.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 520 6.4e-05 512 115 512 98304 29.2481 6.53517 16.5957 198.187 250.807 250.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000128 2048 130 768 141696 11.5669 14.3821 427.417 418.73 872.168 872.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1090 0.000128 2048 110 1024 139008 17.9468 14.4348 543.713 418.748 994.949 995.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1140 3.2e-05 512 130 256 552960 26.4251 13.2771 147.521 416.419 603.831 603.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 330 6.4e-05 1024 50 768 147456 46.3698 13.8059 90.9783 412.358 563.727 563.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 3.2e-05 4096 160 8960 565248 224.657 134.335 10432.1 3974.46 14766 14766.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 410 0.000512 2048 102 1408 13440 5.24224 3.54595 85.2355 104.205 198.341 198.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 810 6.4e-05 4096 205 3456 220416 97.7745 55.603 1486.66 1675.23 3315.4 3315.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1840 3.2e-05 2048 440 1280 541184 100.156 56.1009 1013.58 1675.23 2845.23 2845.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1840 6.4e-05 4096 320 2176 285824 46.252 55.6031 4835.95 1677.72 6615.62 6615.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 520 6.4e-05 512 115 512 86016 29.3523 6.43373 14.2165 197.865 248.113 248.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000128 2048 130 768 142016 11.5588 14.3522 430.582 419.265 875.83 875.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1090 0.000128 2048 110 1024 138880 17.922 14.3926 546.865 419.284 998.565 998.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1140 3.2e-05 512 130 256 551936 26.7881 13.3386 146.848 418.906 606.063 606.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 330 6.4e-05 1024 50 768 143360 45.8026 13.2311 85.5318 404.536 549.31 549.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 3.2e-05 4096 160 8960 564480 225.269 134.411 9740.61 3986.97 14087.7 14088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 410 0.000512 2048 102 1408 12288 5.21216 3.47136 78.5523 102.474 189.819 189.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 810 6.4e-05 4096 205 3456 219136 97.9295 55.5401 1401.05 1671.09 3225.74 3225.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1840 3.2e-05 2048 440 1280 540672 100.609 55.9302 3040.28 1670.71 4867.7 4867.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1840 6.4e-05 4096 320 2176 285696 46.3442 55.6083 4822.73 1673.79 6598.55 6598.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 520 6.4e-05 512 115 512 98304 29.2483 6.53776 15.3745 198.093 249.491 249.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000128 2048 130 768 141312 11.5917 14.5584 428.572 418.29 873.086 873.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1090 0.000128 2048 110 1024 138240 17.9653 14.3716 542.021 418.284 992.743 992.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1140 3.2e-05 512 130 256 548864 26.923 13.3304 154.803 417.833 613.086 613.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 330 6.4e-05 1024 50 768 147456 47.2285 13.4941 84.7762 417.923 563.635 563.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 3.2e-05 4096 160 8960 565248 225.862 134.667 9297.55 4003.21 13661.7 13662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 410 0.000512 2048 102 1380 16128 5.13629 3.55059 97.3831 104.109 210.289 210.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 810 6.4e-05 4096 205 3360 224000 97.0183 55.5889 1483.37 1673.64 3309.75 3309.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 3.2e-05 2048 440 1320 541184 100.907 55.9062 2986.54 1673.63 4817.16 4817.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 6.4e-05 4096 320 2220 286272 46.3489 55.5944 4763.06 1679.33 6544.41 6544.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 520 6.4e-05 512 115 480 143360 24.1151 11.3079 18.8052 192.574 247.038 247.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000128 2048 130 780 143360 11.5719 14.3801 391.035 418.806 835.871 835.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1090 0.000128 2048 110 960 141568 17.8493 14.3539 503.33 418.813 954.456 954.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1140 3.2e-05 512 130 300 544768 27.2768 13.3634 179.444 423.196 643.474 643.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 330 6.4e-05 1024 50 720 143360 45.8923 13.403 218.101 419.164 696.783 696.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1220 3.2e-05 4096 160 8940 564480 225.687 134.667 9065.84 4019.75 13446.4 13446.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 410 0.000512 2048 102 1344 16128 5.12678 3.55123 92.0413 104.203 205.031 205.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 810 6.4e-05 4096 205 3392 224000 96.9793 55.5899 1469.9 1675.44 3298.05 3298.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 3.2e-05 2048 440 1280 541184 100.967 56.0668 2839.64 1675.21 4672.05 4672.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 6.4e-05 4096 320 2176 286720 46.3217 55.5725 4559.74 1677.64 6339.37 6339.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 520 6.4e-05 512 115 512 143360 24.119 6.4471 18.8949 197.279 246.981 247.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000128 2048 130 768 143360 11.5735 14.4179 372.691 419.212 817.975 818.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1090 0.000128 2048 110 960 141568 17.8583 14.4403 490.089 419.23 941.726 941.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1140 3.2e-05 512 130 256 559104 26.4244 13.3616 161.638 418.809 620.424 620.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 330 6.4e-05 1024 50 704 143360 45.89 13.2303 210.362 419.79 689.495 689.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1220 3.2e-05 4096 160 8960 564480 225.178 134.4 8913.54 3987.19 13260.7 13261.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 410 0.000512 2048 102 1350 15680 5.11475 3.48774 94.1092 103.071 205.889 205.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 810 6.4e-05 4096 205 3400 224000 97.3119 55.6999 1509.83 1671.83 3334.81 3334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 3.2e-05 2048 440 1300 542080 101.009 56.1357 2984.28 1671.09 4812.68 4812.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 6.4e-05 4096 320 2200 286160 46.5687 55.7174 4705.47 1678.29 6486.13 6486.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 520 6.4e-05 512 115 500 143360 24.1879 6.4424 19.3407 192.647 242.858 243.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000128 2048 130 800 142240 11.6497 14.3872 406.463 418.518 851.098 851.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1090 0.000128 2048 110 950 142240 17.9396 14.3872 506.829 428.016 967.278 967.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1140 3.2e-05 512 130 250 546560 26.7261 13.2588 154.005 424.276 618.463 618.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 330 6.4e-05 1024 50 700 161280 44.2384 13.3129 247.194 423.104 728.068 728.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1220 3.2e-05 4096 160 8950 562240 227.926 135.031 9129.38 3994.62 13487.4 13487.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 410 0.000512 2048 102 1344 15680 5.11894 3.49328 94.2103 103.138 206.076 206.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 6.4e-05 4096 205 3360 224000 97.4538 55.7153 5139.96 1672.95 6966.22 6966.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 3.2e-05 2048 440 1296 537600 101.976 56.139 2960.02 1674.58 4792.89 4793.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 6.4e-05 4096 320 2208 286160 46.5487 55.6954 4724.65 1675.94 6502.92 6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 520 6.4e-05 512 115 480 143360 24.277 6.43994 58.766 203.981 293.717 293.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000128 2048 130 768 142800 11.6534 14.3686 396.149 423.294 845.551 845.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1090 0.000128 2048 110 960 141120 17.978 14.3638 516.524 422.882 971.856 971.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1140 3.2e-05 512 130 288 555520 26.1777 13.2595 175.564 415.191 630.384 630.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 330 6.4e-05 1024 50 720 161280 50.9975 14.1045 250.346 414.04 729.71 729.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1220 3.2e-05 4096 160 8928 564480 225.465 134.34 9061.65 4001.62 13423.5 13423.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 410 0.000512 2048 102 1344 16896 5.16851 3.59462 96.3006 104.848 210.024 210.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 6.4e-05 4096 205 3360 225280 97.2617 55.5988 5118.18 1675.43 6946.61 6946.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 3.2e-05 2048 440 1280 544768 100.875 56.0361 2855.62 1676.48 4689.17 4689.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 6.4e-05 4096 320 2176 286976 46.4252 55.5876 4567.49 1675.41 6345 6345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 520 6.4e-05 512 115 480 163840 25.5708 6.70925 65.6688 217.857 316.059 316.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000128 2048 130 768 143872 11.6005 14.3361 376.212 418.442 820.676 820.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1090 0.000128 2048 110 960 142336 17.8401 14.3299 494.181 417.772 944.227 944.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1140 3.2e-05 512 130 256 561152 26.2466 13.3448 157.789 419.99 617.563 617.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 330 6.4e-05 1024 50 704 180224 42.7686 13.4848 265.365 417.633 739.471 739.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1220 3.2e-05 4096 160 8928 566272 225.41 134.489 10516.5 4021.99 14898.9 14899.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 410 0.000512 2048 102 1344 15360 5.17504 3.56147 124.25 104.512 237.609 237.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 810 6.4e-05 4096 205 3360 222720 97.0156 55.5693 2519.07 1671.95 4343.74 4343.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 3.2e-05 2048 440 1280 537600 100.677 55.9068 4063.99 1671.5 5892.24 5892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 6.4e-05 4096 320 2176 286080 46.1502 55.5876 6411.67 1694.1 8207.59 8207.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 520 6.4e-05 512 115 480 122880 28.615 6.62528 26.5144 215.85 277.843 278.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000128 2048 130 768 143040 11.5346 14.4241 537.923 418.731 982.689 982.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1090 0.000128 2048 110 960 142080 17.7664 14.3268 714.677 423.317 1170.19 1170.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1140 3.2e-05 512 130 256 552960 25.7316 13.1355 211.631 416.884 667.588 667.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 330 6.4e-05 1024 50 704 153600 45.441 13.3371 306.074 412.994 778.068 778.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1220 3.2e-05 4096 160 8928 560640 228.048 135.057 15570.5 4006.46 19940.5 19940.8
