// Seed: 1947117097
module module_0;
  always id_1 = 1;
  assign id_1 = 1;
  assign id_1 = $display(id_1);
  wire id_2 = ~id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  tri1 id_2
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_0 = id_2;
  assign id_0 = id_2;
endmodule
module module_2 ();
  assign id_1 = !id_1;
  always_comb id_1 = id_1 - "";
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  wand id_2 = 1;
  wand id_3;
  id_4 :
  assert property (@(posedge 1) 1) id_3 = 1;
  assign id_2 = 1'b0;
  supply0 id_5;
  wire id_6, id_7;
  logic [7:0][1] id_8;
  module_0 modCall_1 ();
  always id_5 = 1;
endmodule
