
*** Running vivado
    with args -log hdmi_vga_vision_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vision_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_vision_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo/hdmi_zybo_vga_axi_stream/hdmi_library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top hdmi_vga_vision_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -114 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 351.641 ; gain = 178.383
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:128]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:157]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:178]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:179]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_wrapper' [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision' [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:13]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_xlconstant_0_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_1/sim/hdmi_vga_vision_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (2#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_xlconstant_0_1' (3#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_1/sim/hdmi_vga_vision_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_xlconstant_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_0/sim/hdmi_vga_vision_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (3#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_xlconstant_0_0' (4#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_0/sim/hdmi_vga_vision_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_clk_wiz_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_clk_wiz_0_0_clk_wiz' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (6#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_clk_wiz_0_0_clk_wiz' (8#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_clk_wiz_0_0' (9#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.v:69]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'hdmi_vga_vision_clk_wiz_0_0' requires 4 connections, but only 3 given [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:125]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_dvi2rgb_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/synth/hdmi_vga_vision_dvi2rgb_0_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'd:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/synth/hdmi_vga_vision_dvi2rgb_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:109]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:75]
	Parameter kClkRange bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (10#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (11#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:118]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:132]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:173]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:232]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:238]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (11#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (12#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Decoder.vhd:96]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (13#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (13#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (14#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (14#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (15#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (16#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (17#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (18#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 7 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_dvi_edid.txt - type: string 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:100]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (19#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (20#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (21#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (22#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/dvi2rgb_v1_5/src/dvi2rgb.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_dvi2rgb_0_0' (23#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/synth/hdmi_vga_vision_dvi2rgb_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'hdmi_vga_vision_dvi2rgb_0_0' requires 19 connections, but only 18 given [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:129]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_rgb2vga_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rgb2vga_0_0/synth/hdmi_vga_vision_rgb2vga_0_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2vga' declared at 'd:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/rgb2vga_v1_0/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rgb2vga_0_0/synth/hdmi_vga_vision_rgb2vga_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/rgb2vga_v1_0/src/rgb2vga.vhd:81]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (24#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/digilentinc.com/rgb2vga_v1_0/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_rgb2vga_0_0' (25#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rgb2vga_0_0/synth/hdmi_vga_vision_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_v_axi4s_vid_out_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/synth/hdmi_vga_vision_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (26#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (26#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (27#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 3 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 27 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 3 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 27 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (28#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 27 - type: integer 
	Parameter C_USER_DEPTH bound to: 32 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 3 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000 - type: string 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 3 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 27 - type: integer 
	Parameter C_USER_DEPTH bound to: 32 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 27 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 27'b000000000000000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 27'b000000000000000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 27 - type: integer 
	Parameter C_USER_DEPTH bound to: 32 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 27 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (29#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (30#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (31#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 27 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 27 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (32#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (33#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (34#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (35#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory' (36#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (37#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (38#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (39#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (40#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (41#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (42#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (43#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (44#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (45#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (46#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (47#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (48#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (49#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (50#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (51#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (52#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (53#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' (54#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000000000100000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:374]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' (55#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' (56#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1' (57#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_v_axi4s_vid_out_0_0' (58#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/synth/hdmi_vga_vision_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'hdmi_vga_vision_v_axi4s_vid_out_0_0' requires 28 connections, but only 21 given [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:159]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_v_tc_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/synth/hdmi_vga_vision_v_tc_0_0.vhd:80]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 2048 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 1 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'd:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7266' bound to instance 'U0' of component 'v_tc' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/synth/hdmi_vga_vision_v_tc_0_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'v_tc' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_CONTROL bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_IRQEN bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 2048 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 1 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_PIXEL_DELAY bound to: 0 - type: integer 
	Parameter C_LINE_DELAY bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "128" *) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
	Parameter C_FAMILY bound to: virtex5 - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_IRQ bound to: 0 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 5 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 29 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 17 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_AXI_WRITE bound to: 544'b0000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000 
	Parameter C_CORE_DEFAULT bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DBUFFER bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_DBUFFER bound to: 544'b0000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000111111111110000011111111111000001111111111100000000000000000000000000000000 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 6 - type: integer 
	Parameter C_VERSION_MINOR bound to: 1 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 11 - type: integer 
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4512]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4518]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4520]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4521]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4528]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4529]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4530]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (59#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'tc_top' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
	Parameter C_MAX_PIXELS bound to: 2048 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 1 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_detector' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1842]
	Parameter C_MAX_PIXELS bound to: 2048 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_LOCK_EN bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net det_interlace in module/entity tc_detector does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1784]
WARNING: [Synth 8-3848] Net active_chroma_d in module/entity tc_detector does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1852]
WARNING: [Synth 8-3848] Net active_chroma_d2 in module/entity tc_detector does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1860]
WARNING: [Synth 8-3848] Net active_chroma_d3 in module/entity tc_detector does not have driver. [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1861]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (60#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1842]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
	Parameter C_MAX_PIXELS bound to: 2048 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 0 - type: integer 
	Parameter C_GEN_CLOCK_DIV bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (61#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (62#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (63#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_v_tc_0_0' (64#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/synth/hdmi_vga_vision_v_tc_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'hdmi_vga_vision_v_tc_0_0' requires 16 connections, but only 15 given [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:181]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_v_vid_in_axi4s_0_0' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/synth/hdmi_vga_vision_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' (65#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:382]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' (66#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1' (67#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_v_vid_in_axi4s_0_0' (68#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/synth/hdmi_vga_vision_v_vid_in_axi4s_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'hdmi_vga_vision_v_vid_in_axi4s_0_0' requires 26 connections, but only 23 given [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:197]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vision_xlconstant_0_2' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_2/sim/hdmi_vga_vision_xlconstant_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (68#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_xlconstant_0_2' (69#1) [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_xlconstant_0_2/sim/hdmi_vga_vision_xlconstant_0_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision' (70#1) [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision.v:13]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vision_wrapper' (71#1) [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/hdl/hdmi_vga_vision_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 543.953 ; gain = 370.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 543.953 ; gain = 370.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc]
Finished Parsing XDC File [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_vga_vision_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 691.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/dvi2rgb_0/U0. (constraint file  D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/clk_wiz_0/inst. (constraint file  D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc, line 42).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_vid_in_axi4s_0/inst. (constraint file  D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_tc_0/U0. (constraint file  D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_axi4s_vid_out_0/inst. (constraint file  D:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.runs/synth_4/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_vision_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync'
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'det_v1fp_start_hori_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3617]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_hori_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3618]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_hori_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3619]
INFO: [Synth 8-4471] merging register 'det_v1active_start_hori_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3620]
INFO: [Synth 8-4471] merging register 'det_v1sync_start_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3625]
INFO: [Synth 8-4471] merging register 'det_v1bp_start_int2_reg[10:0]' into 'det_v1total_reg[10:0]' [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3626]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3636]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3654]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3670]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3678]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3688]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1159]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zybo/hdmi_zybo_vga_axi_stream/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1170]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              001 |                              001
            stturnaround |                              011 |                              110
                  stsack |                              010 |                              100
                  stread |                              111 |                              010
                  stmack |                              100 |                              101
                 stwrite |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0000 |                             0000
     C_SYNC_CALN_SOF_VTG |                             0001 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0010 |                             0010
      C_SYNC_FALN_ACTIVE |                             0011 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0100 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0101 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             0110 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             0111 |                             0110
        C_SYNC_FALN_LOCK |                             1000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1001 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             1010 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             1011 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_1_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:14 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 19    
	   3 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 96    
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 72    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 270   
+---RAMs : 
	              320 Bit         RAMs := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 33    
	  12 Input     11 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 3     
	 129 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 201   
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TMDS_Clocking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PhaseAlign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ChannelBond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ResyncToBUFG 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TWI_SlaveCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module EEPROM_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	 129 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rgb2vga 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module v_axi4s_vid_out_v4_0_1_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_axi4s_vid_out_v4_0_1_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module tc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 14    
	   3 Input     11 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               11 Bit    Registers := 50    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
Module v_vid_in_axi4s_v4_0_1_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pVde" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:17 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:05 ; elapsed = 00:02:17 . Memory (MB): peak = 691.938 ; gain = 518.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+------------------------------------------------------------------------------------+
|Module Name             | RTL Object                                      | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name                                                                  | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+------------------------------------------------------------------------------------+
|hdmi_vga_vision_wrapper | DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | hdmi_vga_vision_wrapper/hdmi_vga_vision/hdmi_vga_vision_dvi2rgb_0_0/dvi2rgb/ram__3 | 
|hdmi_vga_vision_wrapper | DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | hdmi_vga_vision_wrapper/hdmi_vga_vision/hdmi_vga_vision_dvi2rgb_0_0/dvi2rgb/ram__4 | 
|hdmi_vga_vision_wrapper | DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | hdmi_vga_vision_wrapper/hdmi_vga_vision/hdmi_vga_vision_dvi2rgb_0_0/dvi2rgb/ram__5 | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+------------------------------------------------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 691.938 ; gain = 518.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:37 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:38 . Memory (MB): peak = 691.938 ; gain = 518.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v13_0_1__1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[31] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[30] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[29] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[28] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[27] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[26] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[25] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[24] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[23] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[22] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[21] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\SYNC_INST/status_reg_reg[15] ) is unused and will be removed from module v_axi4s_vid_out_v4_0_1.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[16] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[15] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[14] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[13] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[12] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[11] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\gen_v1chroma_start_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/found_chroma_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_int_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[10] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[9] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[8] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[7] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[6] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[5] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[4] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[3] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[2] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_chroma_int_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/chroma_skip_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/chroma_skip_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/c_count_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/c_count_d_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_chroma_420_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[31] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[30] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[29] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[28] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[27] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[26] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[25] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[24] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[23] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[22] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[21] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[20] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[19] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[18] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[17] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[15] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[14] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[7] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[6] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[5] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[4] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[3] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[2] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/intr_status_int_reg[0] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\U_TC_TOP/found_lock_reg ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[2] ) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[1] ) is unused and will be removed from module v_tc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 698.598 ; gain = 525.340

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U_VIDEO_CTRL:\time_status_regs[2] [6] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|v_tc        | U_TC_TOP/detect_en_d_reg[3]   | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|v_tc        | U_TC_TOP/generate_en_d_reg[3] | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |BUFIO       |     1|
|3     |BUFR        |     1|
|4     |CARRY4      |   129|
|5     |IDELAYCTRL  |     1|
|6     |IDELAYE2    |     3|
|7     |ISERDESE2   |     3|
|8     |ISERDESE2_1 |     3|
|9     |LUT1        |   207|
|10    |LUT2        |   213|
|11    |LUT3        |   435|
|12    |LUT4        |   406|
|13    |LUT5        |   188|
|14    |LUT6        |   406|
|15    |MMCME2_ADV  |     1|
|16    |MUXF7       |    11|
|17    |PLLE2_ADV   |     1|
|18    |RAM32M      |     6|
|19    |RAMB18E1    |     2|
|20    |SRL16E      |     2|
|21    |FDCE        |    10|
|22    |FDPE        |    34|
|23    |FDRE        |  1427|
|24    |FDSE        |   201|
|25    |IBUF        |     1|
|26    |IBUFDS      |     4|
|27    |IOBUF       |     2|
|28    |OBUF        |    23|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+------------------------------------+------+
|      |Instance                                                |Module                              |Cells |
+------+--------------------------------------------------------+------------------------------------+------+
|1     |top                                                     |                                    |  3724|
|2     |  hdmi_vga_vision_i                                     |hdmi_vga_vision                     |  3699|
|3     |    GND                                                 |hdmi_vga_vision_xlconstant_0_1      |     0|
|4     |    VCC                                                 |hdmi_vga_vision_xlconstant_0_0      |     0|
|5     |    clk_wiz_0                                           |hdmi_vga_vision_clk_wiz_0_0         |     4|
|6     |      inst                                              |hdmi_vga_vision_clk_wiz_0_0_clk_wiz |     4|
|7     |    dvi2rgb_0                                           |hdmi_vga_vision_dvi2rgb_0_0         |  1107|
|8     |      U0                                                |dvi2rgb                             |  1107|
|9     |        \DataDecoders[0].DecoderX                       |TMDS_Decoder                        |   300|
|10    |          ChannelBondX                                  |ChannelBond_39                      |    71|
|11    |          InputSERDES_X                                 |InputSERDES_40                      |     4|
|12    |          PhaseAlignX                                   |PhaseAlign_41                       |   140|
|13    |          SyncBaseOvf                                   |SyncBase_42                         |     8|
|14    |            SyncAsyncx                                  |SyncAsync__parameterized1_45        |     2|
|15    |          SyncBaseRst                                   |SyncBase__parameterized0_43         |     3|
|16    |            SyncAsyncx                                  |SyncAsync_44                        |     2|
|17    |        \DataDecoders[1].DecoderX                       |TMDS_Decoder_22                     |   292|
|18    |          ChannelBondX                                  |ChannelBond_32                      |    66|
|19    |          InputSERDES_X                                 |InputSERDES_33                      |     4|
|20    |          PhaseAlignX                                   |PhaseAlign_34                       |   140|
|21    |          SyncBaseOvf                                   |SyncBase_35                         |     8|
|22    |            SyncAsyncx                                  |SyncAsync__parameterized1_38        |     2|
|23    |          SyncBaseRst                                   |SyncBase__parameterized0_36         |     3|
|24    |            SyncAsyncx                                  |SyncAsync_37                        |     2|
|25    |        \DataDecoders[2].DecoderX                       |TMDS_Decoder_23                     |   291|
|26    |          ChannelBondX                                  |ChannelBond                         |    66|
|27    |          InputSERDES_X                                 |InputSERDES                         |     4|
|28    |          PhaseAlignX                                   |PhaseAlign                          |   139|
|29    |          SyncBaseOvf                                   |SyncBase                            |     8|
|30    |            SyncAsyncx                                  |SyncAsync__parameterized1           |     2|
|31    |          SyncBaseRst                                   |SyncBase__parameterized0            |     3|
|32    |            SyncAsyncx                                  |SyncAsync_31                        |     2|
|33    |        \GenerateBUFG.ResyncToBUFG_X                    |ResyncToBUFG                        |    28|
|34    |        \GenerateDDC.DDC_EEPROM                         |EEPROM_8b                           |   157|
|35    |          I2C_SlaveController                           |TWI_SlaveCtl                        |   104|
|36    |            GlitchF_SCL                                 |GlitchFilter                        |    12|
|37    |            GlitchF_SDA                                 |GlitchFilter_28                     |    12|
|38    |            SyncSCL                                     |SyncAsync_29                        |     3|
|39    |            SyncSDA                                     |SyncAsync_30                        |     3|
|40    |        LockLostReset                                   |ResetBridge                         |     2|
|41    |          SyncAsyncx                                    |SyncAsync_27                        |     2|
|42    |        TMDS_ClockingX                                  |TMDS_Clocking                       |    36|
|43    |          LockLostReset                                 |ResetBridge_24                      |     2|
|44    |            SyncAsyncx                                  |SyncAsync_26                        |     2|
|45    |          MMCM_LockSync                                 |SyncAsync__parameterized0           |     4|
|46    |          RdyLostReset                                  |ResetBridge_25                      |     3|
|47    |            SyncAsyncx                                  |SyncAsync                           |     2|
|48    |    rgb2vga_0                                           |hdmi_vga_vision_rgb2vga_0_0         |    19|
|49    |      U0                                                |rgb2vga                             |    19|
|50    |    v_axi4s_vid_out_0                                   |hdmi_vga_vision_v_axi4s_vid_out_0_0 |   464|
|51    |      inst                                              |v_axi4s_vid_out_v4_0_1              |   464|
|52    |        COUPLER_INST                                    |v_axi4s_vid_out_v4_0_1_coupler      |    93|
|53    |          FIFO_INST                                     |fifo_generator_v13_0_1__1           |    85|
|54    |            inst_fifo_gen                               |fifo_generator_v13_0_1_synth_0      |    85|
|55    |              \gconvfifo.rf                             |fifo_generator_top_1                |    77|
|56    |                \grf.rf                                 |fifo_generator_ramfifo_3            |    77|
|57    |                  \gntv_or_sync_fifo.gl0.rd             |rd_logic_4                          |    53|
|58    |                    \gr1.gdcf.dc                        |dc_ss_fwft_16                       |    14|
|59    |                      dc                                |updn_cntr_21                        |    14|
|60    |                    \gr1.rfwft                          |rd_fwft_17                          |    13|
|61    |                    \grhf.rhf                           |rd_handshaking_flags_18             |     1|
|62    |                    \grss.rsts                          |rd_status_flags_ss_19               |     3|
|63    |                    rpntr                               |rd_bin_cntr_20                      |    22|
|64    |                  \gntv_or_sync_fifo.gl0.wr             |wr_logic_5                          |    23|
|65    |                    \gwhf.whf                           |wr_handshaking_flags_13             |     1|
|66    |                    \gwss.wsts                          |wr_status_flags_ss_14               |     5|
|67    |                    wpntr                               |wr_bin_cntr_15                      |    17|
|68    |                  \gntv_or_sync_fifo.mem                |memory_6                            |     1|
|69    |                    \gbm.gbmg.gbmgb.ngecc.bmg           |blk_mem_gen_v8_3_1_7                |     1|
|70    |                      inst_blk_mem_gen                  |blk_mem_gen_v8_3_1_synth_8          |     1|
|71    |                        \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_9                   |     1|
|72    |                          \valid.cstr                   |blk_mem_gen_generic_cstr_10         |     1|
|73    |                            \ramloop[0].ram.r           |blk_mem_gen_prim_width_11           |     1|
|74    |                              \prim_noinit.ram          |blk_mem_gen_prim_wrapper_12         |     1|
|75    |              \reset_gen_cc.rstblk_cc                   |reset_blk_ramfifo_2                 |     8|
|76    |        FORMATTER_INST                                  |v_axi4s_vid_out_v4_0_1_formatter    |    35|
|77    |        SYNC_INST                                       |v_axi4s_vid_out_v4_0_1_sync         |   336|
|78    |    v_tc_0                                              |hdmi_vga_vision_v_tc_0_0            |  1923|
|79    |      U0                                                |v_tc                                |  1923|
|80    |        U_VIDEO_CTRL                                    |video_ctrl                          |     9|
|81    |        U_TC_TOP                                        |tc_top                              |  1911|
|82    |          \GEN_DETECTION.U_tc_DET                       |tc_detector                         |  1509|
|83    |          \GEN_GENERATOR.U_TC_GEN                       |tc_generator                        |   362|
|84    |    v_vid_in_axi4s_0                                    |hdmi_vga_vision_v_vid_in_axi4s_0_0  |   182|
|85    |      inst                                              |v_vid_in_axi4s_v4_0_1               |   182|
|86    |        COUPLER_INST                                    |v_vid_in_axi4s_v4_0_1_coupler       |    86|
|87    |          FIFO_INST                                     |fifo_generator_v13_0_1              |    85|
|88    |            inst_fifo_gen                               |fifo_generator_v13_0_1_synth        |    85|
|89    |              \gconvfifo.rf                             |fifo_generator_top                  |    77|
|90    |                \grf.rf                                 |fifo_generator_ramfifo              |    77|
|91    |                  \gntv_or_sync_fifo.gl0.rd             |rd_logic                            |    53|
|92    |                    \gr1.gdcf.dc                        |dc_ss_fwft                          |    14|
|93    |                      dc                                |updn_cntr                           |    14|
|94    |                    \gr1.rfwft                          |rd_fwft                             |    13|
|95    |                    \grhf.rhf                           |rd_handshaking_flags                |     1|
|96    |                    \grss.rsts                          |rd_status_flags_ss                  |     3|
|97    |                    rpntr                               |rd_bin_cntr                         |    22|
|98    |                  \gntv_or_sync_fifo.gl0.wr             |wr_logic                            |    23|
|99    |                    \gwhf.whf                           |wr_handshaking_flags                |     1|
|100   |                    \gwss.wsts                          |wr_status_flags_ss                  |     5|
|101   |                    wpntr                               |wr_bin_cntr                         |    17|
|102   |                  \gntv_or_sync_fifo.mem                |memory                              |     1|
|103   |                    \gbm.gbmg.gbmgb.ngecc.bmg           |blk_mem_gen_v8_3_1                  |     1|
|104   |                      inst_blk_mem_gen                  |blk_mem_gen_v8_3_1_synth            |     1|
|105   |                        \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                     |     1|
|106   |                          \valid.cstr                   |blk_mem_gen_generic_cstr            |     1|
|107   |                            \ramloop[0].ram.r           |blk_mem_gen_prim_width              |     1|
|108   |                              \prim_noinit.ram          |blk_mem_gen_prim_wrapper            |     1|
|109   |              \reset_gen_cc.rstblk_cc                   |reset_blk_ramfifo                   |     8|
|110   |        FORMATTER_INST                                  |v_vid_in_axi4s_v4_0_1_formatter     |    96|
|111   |    xlconstant_0                                        |hdmi_vga_vision_xlconstant_0_2      |     0|
+------+--------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 698.598 ; gain = 525.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:02:19 . Memory (MB): peak = 698.598 ; gain = 284.066
Synthesis Optimization Complete : Time (s): cpu = 00:02:29 ; elapsed = 00:02:42 . Memory (MB): peak = 698.598 ; gain = 525.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
416 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:36 . Memory (MB): peak = 698.598 ; gain = 432.051
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 698.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 23 08:05:40 2016...
