Analysis & Synthesis report for fpga
Mon May  1 14:14:14 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state
 11. State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state
 12. State Machine - |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|state_reg
 13. State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg
 14. State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg
 15. State Machine - |fpga|fpga_core:core_inst|axis_tap:axis_tap0|state_reg
 16. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
 17. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
 18. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
 19. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
 20. Registers Protected by Synthesis
 21. Logic Cells Representing Combinational Loops
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 29. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
 30. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 31. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
 32. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 33. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
 34. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 35. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
 36. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 37. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
 38. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 39. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
 40. Source assignments for sld_signaltap:auto_signaltap_0
 41. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated
 42. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated
 43. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated
 44. Source assignments for fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated
 45. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated
 46. Parameter Settings for User Entity Instance: altpll:altpll_component
 47. Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst
 48. Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst
 49. Parameter Settings for User Entity Instance: fpga_core:core_inst
 50. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0
 51. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
 52. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
 53. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
 54. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
 55. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 56. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
 57. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 58. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
 59. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 60. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
 61. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
 62. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
 63. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
 64. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
 65. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo
 66. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
 67. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo
 68. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
 69. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1
 70. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
 71. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
 72. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
 73. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
 74. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 75. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
 76. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 77. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
 78. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 79. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
 80. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
 81. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
 82. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
 83. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
 84. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo
 85. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
 86. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo
 87. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
 88. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_tap:axis_tap0
 89. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst
 90. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst
 91. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart
 92. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst
 93. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst
 94. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst
 95. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst
 96. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst
 97. Parameter Settings for User Entity Instance: altplldram:altplldram_inst|altpll:altpll_component
 98. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 99. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
100. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
101. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
102. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0
103. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
104. altpll Parameter Settings by Entity Instance
105. altsyncram Parameter Settings by Entity Instance
106. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst"
107. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"
108. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"
109. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst"
110. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"
111. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"
112. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart"
113. Port Connectivity Checks: "fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst"
114. Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst"
115. Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"
116. Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"
117. Port Connectivity Checks: "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst"
118. Port Connectivity Checks: "fpga_core:core_inst|axis_tap:axis_tap0"
119. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1"
120. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"
121. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"
122. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8"
123. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"
124. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"
125. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0"
126. Port Connectivity Checks: "fpga_core:core_inst"
127. Signal Tap Logic Analyzer Settings
128. Post-Synthesis Netlist Statistics for Top Partition
129. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
130. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
131. Elapsed Time Per Partition
132. Connections to In-System Debugging Instance "auto_signaltap_0"
133. Analysis & Synthesis Messages
134. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May  1 14:14:14 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; fpga                                        ;
; Top-level Entity Name              ; fpga                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 20,233                                      ;
;     Total combinational functions  ; 10,241                                      ;
;     Dedicated logic registers      ; 12,079                                      ;
; Total registers                    ; 12103                                       ;
; Total pins                         ; 229                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,343,872                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; fpga               ; fpga               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; lib/dns_ip_rx.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v                                                    ;             ;
; axis_uart_v1_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v                                                   ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v                                                          ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v                                                          ;             ;
; uart_prescaler.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_prescaler.v                                                   ;             ;
; uart_fifo.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v                                                        ;             ;
; axis/sync_reset.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v                                                  ;             ;
; axis/axis_tap.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_tap.v                                                    ;             ;
; axis/axis_async_fifo_adapter.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v                                     ;             ;
; axis/axis_async_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v                                             ;             ;
; lib/udp_ip_rx.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_rx.v                                                    ;             ;
; lib/ssio_ddr_in.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in.v                                                  ;             ;
; lib/rgmii_phy_if.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v                                                 ;             ;
; lib/oddr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v                                                         ;             ;
; lib/lfsr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/lfsr.v                                                         ;             ;
; lib/ip_eth_rx.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v                                                    ;             ;
; lib/iddr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v                                                         ;             ;
; lib/eth_mac_1g_rgmii_fifo.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v                                        ;             ;
; lib/eth_mac_1g_rgmii.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v                                             ;             ;
; lib/eth_mac_1g.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v                                                   ;             ;
; lib/eth_axis_rx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v                                                  ;             ;
; lib/axis_gmii_tx.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v                                                 ;             ;
; lib/axis_gmii_rx.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v                                                 ;             ;
; fpga_core.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v                                                        ;             ;
; fpga.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v                                                             ;             ;
; debounce_switch.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/debounce_switch.v                                                  ;             ;
; altplldram.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;             ;
; db/altpll_chi2.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf                                                 ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_in.tdf                                                         ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                       ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                       ;             ;
; db/ddio_in_b2d.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf                                                 ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                      ;             ;
; db/ddio_out_86d.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_86d.tdf                                                ;             ;
; db/ddio_out_c6d.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_c6d.tdf                                                ;             ;
; db/altplldram_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_6524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_6524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_osc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/mux_osc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_8ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_8ii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_agi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_agi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_33j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_33j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld5976d85a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_k6d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_k6d1.tdf                                             ;             ;
; db/altsyncram_40e1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_40e1.tdf                                             ;             ;
; db/altsyncram_kcd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_kcd1.tdf                                             ;             ;
; db/decode_bua.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_bua.tdf                                                  ;             ;
; db/decode_4aa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_4aa.tdf                                                  ;             ;
; db/mux_sob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/mux_sob.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 20,233                                                                                               ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 10241                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 8509                                                                                                 ;
;     -- 3 input functions                    ; 759                                                                                                  ;
;     -- <=2 input functions                  ; 973                                                                                                  ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 9800                                                                                                 ;
;     -- arithmetic mode                      ; 441                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 12103                                                                                                ;
;     -- Dedicated logic registers            ; 12079                                                                                                ;
;     -- I/O registers                        ; 48                                                                                                   ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 229                                                                                                  ;
; Total memory bits                           ; 1343872                                                                                              ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 2                                                                                                    ;
;     -- PLLs                                 ; 2                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 10751                                                                                                ;
; Total fan-out                               ; 83388                                                                                                ;
; Average fan-out                             ; 3.58                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpga                                                                                                                                   ; 10241 (1)           ; 12079 (0)                 ; 1343872     ; 0            ; 0       ; 0         ; 229  ; 0            ; |fpga                                                                                                                                                                                                                                                                                                                                            ; fpga                              ; work         ;
;    |altpll:altpll_component|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component                                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;       |altpll_chi2:auto_generated|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component|altpll_chi2:auto_generated                                                                                                                                                                                                                                                                                         ; altpll_chi2                       ; work         ;
;    |altplldram:altplldram_inst|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst                                                                                                                                                                                                                                                                                                                 ; altplldram                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |altplldram_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated                                                                                                                                                                                                                                                        ; altplldram_altpll                 ; work         ;
;    |fpga_core:core_inst|                                                                                                                ; 9569 (0)            ; 10133 (0)                 ; 1327104     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst                                                                                                                                                                                                                                                                                                                        ; fpga_core                         ; work         ;
;       |axis_async_fifo:axis_async_fifo_inst|                                                                                            ; 369 (224)           ; 177 (173)                 ; 1179648     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst                                                                                                                                                                                                                                                                                   ; axis_async_fifo                   ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 145 (0)             ; 4 (0)                     ; 1179648     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_kcd1:auto_generated|                                                                                            ; 145 (0)             ; 4 (4)                     ; 1179648     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated                                                                                                                                                                                                                               ; altsyncram_kcd1                   ; work         ;
;                |decode_4aa:rden_decode_b|                                                                                               ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated|decode_4aa:rden_decode_b                                                                                                                                                                                                      ; decode_4aa                        ; work         ;
;                |decode_bua:decode2|                                                                                                     ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated|decode_bua:decode2                                                                                                                                                                                                            ; decode_bua                        ; work         ;
;                |mux_sob:mux3|                                                                                                           ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated|mux_sob:mux3                                                                                                                                                                                                                  ; mux_sob                           ; work         ;
;       |axis_tap:axis_tap0|                                                                                                              ; 44 (44)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_tap:axis_tap0                                                                                                                                                                                                                                                                                                     ; axis_tap                          ; work         ;
;       |axis_uart_v1_0:axis_uart|                                                                                                        ; 6650 (0)            ; 8271 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart                                                                                                                                                                                                                                                                                               ; axis_uart_v1_0                    ; work         ;
;          |uart_tx:uart_tx_inst|                                                                                                         ; 6650 (5504)         ; 8271 (32)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
;             |uart_fifo:fifo_sync_inst|                                                                                                  ; 1123 (1123)         ; 8223 (8223)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst                                                                                                                                                                                                                                                 ; uart_fifo                         ; work         ;
;             |uart_prescaler:prescaler_inst|                                                                                             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst                                                                                                                                                                                                                                            ; uart_prescaler                    ; work         ;
;       |dns_ip_rx:dns0_ip_rx_inst|                                                                                                       ; 434 (434)           ; 333 (333)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst                                                                                                                                                                                                                                                                                              ; dns_ip_rx                         ; work         ;
;       |eth_axis_rx:eth_axis_rx0_inst|                                                                                                   ; 33 (33)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst                                                                                                                                                                                                                                                                                          ; eth_axis_rx                       ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst0|                                                                                             ; 873 (0)             ; 552 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 244 (0)             ; 164 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 244 (244)           ; 164 (164)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 237 (0)             ; 155 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 237 (237)           ; 155 (155)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 392 (22)            ; 233 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 340 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 155 (112)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 185 (155)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 30 (30)             ; 36 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 0 (0)               ; 20 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst1|                                                                                             ; 871 (0)             ; 543 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 249 (0)             ; 164 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 249 (249)           ; 164 (164)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 228 (0)             ; 149 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 228 (228)           ; 149 (149)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 394 (22)            ; 230 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 342 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 156 (112)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 186 (156)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 30 (30)             ; 33 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 0 (0)               ; 20 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |ip_eth_rx:ip0_eth_rx_inst|                                                                                                       ; 202 (202)           ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst                                                                                                                                                                                                                                                                                              ; ip_eth_rx                         ; work         ;
;       |udp_ip_rx:udp0_ip_rx_inst|                                                                                                       ; 93 (93)             ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst                                                                                                                                                                                                                                                                                              ; udp_ip_rx                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 546 (2)             ; 1851 (268)                ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 544 (0)             ; 1583 (0)                  ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 544 (89)            ; 1583 (1118)               ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 13 (0)              ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_osc:auto_generated|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_osc:auto_generated                                                                                                                              ; mux_osc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6524:auto_generated                                                                                                                                                 ; altsyncram_6524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 46 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 320 (10)            ; 306 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_8ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated                                                             ; cntr_8ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_agi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_agi:auto_generated                                                                            ; cntr_agi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_33j:auto_generated|                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_33j:auto_generated                                                                               ; cntr_33j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 262 (262)           ; 262 (262)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync_reset:sync_reset_inst|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sync_reset:sync_reset_inst                                                                                                                                                                                                                                                                                                                 ; sync_reset                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 131072       ; 9            ; 131072       ; 9            ; 1179648 ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864   ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864   ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864   ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 262          ; 64           ; 262          ; 16768   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |fpga|altplldram:altplldram_inst                                                                                                                                                                                                                                          ; altplldram.v    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state                                      ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; Name              ; state.STATE_END ; state.STATE_STOP ; state.STATE_PAR ; state.STATE_BYTE ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0               ; 0                ; 0               ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0               ; 0                ; 0               ; 0                ; 1                 ; 1                ;
; state.STATE_BYTE  ; 0               ; 0                ; 0               ; 1                ; 0                 ; 1                ;
; state.STATE_PAR   ; 0               ; 0                ; 1               ; 0                ; 0                 ; 1                ;
; state.STATE_STOP  ; 0               ; 1                ; 0               ; 0                ; 0                 ; 1                ;
; state.STATE_END   ; 1               ; 0                ; 0               ; 0                ; 0                 ; 1                ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state                                      ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; Name              ; state.STATE_END ; state.STATE_STOP ; state.STATE_PAR ; state.STATE_BYTE ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0               ; 0                ; 0               ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0               ; 0                ; 0               ; 0                ; 1                 ; 1                ;
; state.STATE_BYTE  ; 0               ; 0                ; 0               ; 1                ; 0                 ; 1                ;
; state.STATE_PAR   ; 0               ; 0                ; 1               ; 0                ; 0                 ; 1                ;
; state.STATE_STOP  ; 0               ; 1                ; 0               ; 0                ; 0                 ; 1                ;
; state.STATE_END   ; 1               ; 0                ; 0               ; 0                ; 0                 ; 1                ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|state_reg                           ;
+---------------------------+----------------------+---------------------------+--------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_READ_LAST ; state_reg.STATE_READ_PKT ;
+---------------------------+----------------------+---------------------------+--------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                        ;
; state_reg.STATE_READ_PKT  ; 1                    ; 0                         ; 1                        ;
; state_reg.STATE_READ_LAST ; 1                    ; 1                         ; 0                        ;
+---------------------------+----------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|axis_tap:axis_tap0|state_reg                                                       ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_WAIT ; state_reg.STATE_TRUNCATE ; state_reg.STATE_TRANSFER ; state_reg.STATE_IDLE ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                    ; 0                        ; 0                        ; 0                    ;
; state_reg.STATE_TRANSFER ; 0                    ; 0                        ; 1                        ; 1                    ;
; state_reg.STATE_TRUNCATE ; 0                    ; 1                        ; 0                        ; 1                    ;
; state_reg.STATE_WAIT     ; 1                    ; 0                        ; 0                        ; 1                    ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                 ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_IFG ; state_reg.STATE_WAIT_END ; state_reg.STATE_FCS ; state_reg.STATE_PAD ; state_reg.STATE_LAST ; state_reg.STATE_PAYLOAD ; state_reg.STATE_PREAMBLE ; state_reg.STATE_IDLE ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 0                    ;
; state_reg.STATE_PREAMBLE ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 1                        ; 1                    ;
; state_reg.STATE_PAYLOAD  ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 1                       ; 0                        ; 1                    ;
; state_reg.STATE_LAST     ; 0                   ; 0                        ; 0                   ; 0                   ; 1                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_PAD      ; 0                   ; 0                        ; 0                   ; 1                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_FCS      ; 0                   ; 0                        ; 1                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_WAIT_END ; 0                   ; 1                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_IFG      ; 1                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_PAYLOAD                                                                                   ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                                                                                                         ;
; state_reg.STATE_PAYLOAD   ; 1                    ; 0                         ; 1                                                                                                         ;
; state_reg.STATE_WAIT_LAST ; 1                    ; 1                         ; 0                                                                                                         ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                 ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_IFG ; state_reg.STATE_WAIT_END ; state_reg.STATE_FCS ; state_reg.STATE_PAD ; state_reg.STATE_LAST ; state_reg.STATE_PAYLOAD ; state_reg.STATE_PREAMBLE ; state_reg.STATE_IDLE ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 0                    ;
; state_reg.STATE_PREAMBLE ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 1                        ; 1                    ;
; state_reg.STATE_PAYLOAD  ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 1                       ; 0                        ; 1                    ;
; state_reg.STATE_LAST     ; 0                   ; 0                        ; 0                   ; 0                   ; 1                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_PAD      ; 0                   ; 0                        ; 0                   ; 1                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_FCS      ; 0                   ; 0                        ; 1                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_WAIT_END ; 0                   ; 1                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_IFG      ; 1                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_PAYLOAD                                                                                   ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                                                                                                         ;
; state_reg.STATE_PAYLOAD   ; 1                    ; 0                         ; 1                                                                                                         ;
; state_reg.STATE_WAIT_LAST ; 1                    ; 1                         ; 0                                                                                                         ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; no                                                               ; yes                                        ;
; Total number of protected registers is 30                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~0                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~22                                                 ;    ;
; rtl~20                                                 ;    ;
; rtl~18                                                 ;    ;
; rtl~16                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~1                                                  ;    ;
; rtl~3                                                  ;    ;
; rtl~23                                                 ;    ;
; rtl~21                                                 ;    ;
; rtl~19                                                 ;    ;
; rtl~17                                                 ;    ;
; rtl~15                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~10                                                 ;    ;
; rtl~9                                                  ;    ;
; rtl~8                                                  ;    ;
; rtl~7                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~5                                                  ;    ;
; Number of logic cells representing combinational loops ; 24 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|rxd_in                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst|sig_ff[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|end_length_reg[0..2]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|overflow_reg                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_tap:axis_tap0|m_axis_tuser_reg[0]                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; fpga_core:core_inst|axis_tap:axis_tap0|temp_m_axis_tuser_reg[0]                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                                                ; Lost fanout                                                                                                                                                                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                                                ; Lost fanout                                                                                                                                                                                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_size[0..2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_size[3]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|parity[0..2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[0,1]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[2..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[7]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[8,9]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[10]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[11..15]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|stop_bits[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|byte_size[0..2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|byte_size[3]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|parity[0..2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[0,1]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[2..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[7]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[8,9]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[10]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[11..15]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|data_count_reg[0..2]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_length_reg[13..15]                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|rd_ptr_gray_reg[17]                                                                                                           ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|rd_ptr_reg[17]                                                                                                                ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|wr_ptr_reg[17]                                                                                                                ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|wr_ptr_gray_reg[17]                                                                                                           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                          ; Merged with fpga_core:core_inst|axis_tap:axis_tap0|frame_reg                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                       ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                              ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                       ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                              ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                       ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                              ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                       ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                              ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                      ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                            ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                            ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[1..15]                                                                                                       ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                      ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                            ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                      ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                      ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                            ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                      ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                      ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                                      ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                            ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                      ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                                      ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                            ; Merged with fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][11]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][12]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][13]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][14]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][15]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][8]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][9]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][10]                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][13]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][14]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][15]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][8]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][9]                                                                                ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[318][11]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[318][10]                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[318][12]                                                                               ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[318][10]                                                                               ;
; Total Number of Removed Registers = 8373                                                                                                                                               ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 5000 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[0]                                                                               ; Stuck at VCC              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[15],                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[14],                                                      ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[13],                                                      ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[12],                                                      ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[11],                                                      ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[10],                                                      ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[9],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[8],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[7],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[6],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[5],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[4],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[3],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[2],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[1],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[0],                                                       ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|s_valid                                                                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|rxd_in                                                                                     ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst|sig_ff[0],                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[0],                                                                                 ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|pre_en,                                                                                     ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[0],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[1],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[2],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[3],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[4],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[5],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[6],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[7]                                                                                 ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state.STATE_PAR                                                                            ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[13],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[12],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[11],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[10],                                                                                ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[9],                                                                                 ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[8]                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~7                                                                                    ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_START,                                                                          ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_PAR,                                                                            ;
;                                                                                                                                                              ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_END                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                      ; Stuck at GND              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                      ; Stuck at GND              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                      ; Lost Fanouts              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                       ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|parity[0]                                                                                  ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_par                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[15]                                                                                ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[14]                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~8                                                                                    ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_BYTE                                                                            ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~9                                                                                    ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_STOP                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12079 ;
; Number of registers using Synchronous Clear  ; 346   ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 414   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9828  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                      ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                                                 ; 1584    ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                           ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                            ; 15      ;
; sync_reset:sync_reset_inst|sync_reg[2]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                           ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                            ; 15      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                        ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]  ; 9       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]  ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                            ; 123     ;
; sync_reset:sync_reset_inst|sync_reg[1]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                        ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]  ; 9       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]  ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                            ; 1       ;
; sync_reset:sync_reset_inst|sync_reg[0]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 86      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                            ; 1       ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                  ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 65      ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync1_reg                                                                                               ; 5       ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync3_reg                                                                                               ; 25      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|m_rst_sync2_reg                                                                                               ; 1       ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|s_rst_sync3_reg                                                                                               ; 38      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 31      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 31      ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|s_rst_sync2_reg                                                                                               ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 31      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 27      ;
; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|s_rst_sync1_reg                                                                                               ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                            ; 66      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                            ; 65      ;
; Total number of inverted registers = 179*                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                              ; Megafunction                                                                                                                ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0..8] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0 ; RAM  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0..8] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tail[6]                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[6]                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[5]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|head[0]                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tdata_reg[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tlast_reg                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1023][3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_tap:axis_tap0|m_axis_tdata_reg[7]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|count[6]                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst|cnt[1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_1[0]                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_1[3]                                                                                                                                                                                                                                       ;
; 4:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|wr_ptr_reg[4]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1022][3]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1021][4]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1020][2]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1019][7]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1018][6]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1017][4]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1016][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1015][1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1014][1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1013][7]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1012][7]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1011][5]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1010][1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1009][7]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1008][1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1007][4]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1006][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1005][6]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1004][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1003][2]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1002][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1001][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1000][0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[999][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[998][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[997][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[996][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[995][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[994][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[993][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[992][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[991][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[990][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[989][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[988][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[987][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[986][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[985][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[984][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[983][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[982][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[981][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[980][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[979][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[978][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[977][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[976][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[975][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[974][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[973][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[972][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[971][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[970][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[969][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[968][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[967][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[966][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[965][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[964][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[963][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[962][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[961][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[960][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[959][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[958][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[957][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[956][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[955][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[954][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[953][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[952][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[951][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[950][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[949][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[948][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[947][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[946][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[945][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[944][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[943][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[942][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[941][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[940][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[939][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[938][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[937][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[936][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[935][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[934][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[933][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[932][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[931][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[930][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[929][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[928][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[927][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[926][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[925][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[924][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[923][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[922][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[921][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[920][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[919][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[918][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[917][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[916][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[915][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[914][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[913][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[912][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[911][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[910][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[909][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[908][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[907][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[906][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[905][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[904][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[903][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[902][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[901][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[900][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[899][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[898][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[897][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[896][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[895][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[894][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[893][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[892][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[891][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[890][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[889][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[888][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[887][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[886][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[885][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[884][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[883][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[882][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[881][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[880][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[879][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[878][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[877][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[876][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[875][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[874][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[873][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[872][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[871][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[870][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[869][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[868][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[867][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[866][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[865][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[864][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[863][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[862][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[861][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[860][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[859][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[858][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[857][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[856][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[855][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[854][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[853][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[852][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[851][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[850][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[849][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[848][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[847][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[846][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[845][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[844][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[843][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[842][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[841][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[840][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[839][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[838][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[837][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[836][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[835][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[834][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[833][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[832][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[831][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[830][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[829][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[828][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[827][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[826][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[825][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[824][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[823][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[822][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[821][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[820][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[819][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[818][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[817][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[816][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[815][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[814][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[813][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[812][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[811][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[810][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[809][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[808][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[807][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[806][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[805][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[804][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[803][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[802][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[801][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[800][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[799][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[798][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[797][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[796][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[795][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[794][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[793][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[792][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[791][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[790][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[789][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[788][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[787][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[786][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[785][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[784][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[783][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[782][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[781][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[780][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[779][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[778][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[777][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[776][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[775][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[774][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[773][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[772][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[771][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[770][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[769][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[768][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[767][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[766][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[765][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[764][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[763][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[762][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[761][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[760][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[759][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[758][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[757][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[756][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[755][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[754][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[753][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[752][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[751][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[750][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[749][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[748][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[747][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[746][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[745][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[744][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[743][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[742][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[741][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[740][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[739][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[738][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[737][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[736][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[735][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[734][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[733][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[732][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[731][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[730][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[729][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[728][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[727][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[726][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[725][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[724][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[723][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[722][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[721][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[720][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[719][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[718][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[717][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[716][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[715][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[714][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[713][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[712][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[711][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[710][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[709][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[708][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[707][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[706][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[705][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[704][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[703][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[702][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[701][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[700][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[699][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[698][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[697][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[696][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[695][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[694][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[693][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[692][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[691][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[690][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[689][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[688][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[687][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[686][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[685][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[684][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[683][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[682][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[681][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[680][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[679][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[678][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[677][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[676][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[675][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[674][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[673][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[672][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[671][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[670][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[669][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[668][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[667][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[666][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[665][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[664][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[663][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[662][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[661][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[660][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[659][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[658][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[657][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[656][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[655][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[654][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[653][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[652][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[651][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[650][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[649][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[648][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[647][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[646][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[645][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[644][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[643][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[642][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[641][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[640][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[639][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[638][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[637][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[636][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[635][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[634][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[633][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[632][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[631][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[630][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[629][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[628][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[627][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[626][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[625][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[624][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[623][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[622][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[621][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[620][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[619][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[618][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[617][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[616][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[615][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[614][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[613][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[612][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[611][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[610][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[609][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[608][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[607][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[606][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[605][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[604][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[603][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[602][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[601][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[600][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[599][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[598][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[597][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[596][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[595][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[594][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[593][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[592][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[591][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[590][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[589][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[588][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[587][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[586][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[585][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[584][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[583][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[582][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[581][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[580][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[579][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[578][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[577][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[576][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[575][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[574][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[573][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[572][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[571][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[570][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[569][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[568][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[567][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[566][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[565][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[564][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[563][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[562][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[561][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[560][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[559][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[558][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[557][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[556][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[555][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[554][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[553][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[552][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[551][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[550][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[549][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[548][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[547][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[546][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[545][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[544][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[543][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[542][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[541][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[540][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[539][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[538][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[537][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[536][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[535][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[534][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[533][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[532][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[531][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[530][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[529][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[528][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[527][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[526][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[525][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[524][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[523][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[522][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[521][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[520][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[519][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[518][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[517][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[516][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[515][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[514][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[513][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[512][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[511][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[510][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[509][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[508][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[507][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[506][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[505][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[504][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[503][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[502][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[501][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[500][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[499][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[498][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[497][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[496][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[495][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[494][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[493][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[492][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[491][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[490][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[489][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[488][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[487][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[486][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[485][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[484][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[483][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[482][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[481][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[480][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[479][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[478][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[477][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[476][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[475][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[474][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[473][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[472][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[471][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[470][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[469][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[468][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[467][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[466][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[465][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[464][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[463][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[462][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[461][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[460][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[459][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[458][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[457][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[456][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[455][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[454][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[453][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[452][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[451][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[450][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[449][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[448][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[447][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[446][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[445][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[444][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[443][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[442][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[441][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[440][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[439][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[438][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[437][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[436][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[435][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[434][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[433][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[432][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[431][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[430][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[429][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[428][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[427][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[426][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[425][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[424][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[423][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[422][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[421][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[420][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[419][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[418][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[417][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[416][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[415][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[414][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[413][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[412][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[411][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[410][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[409][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[408][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[407][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[406][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[405][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[404][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[403][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[402][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[401][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[400][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[399][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[398][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[397][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[396][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[395][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[394][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[393][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[392][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[391][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[390][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[389][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[388][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[387][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[386][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[385][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[384][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[383][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[382][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[381][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[380][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[379][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[378][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[377][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[376][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[375][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[374][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[373][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[372][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[371][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[370][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[369][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[368][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[367][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[366][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[365][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[364][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[363][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[362][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[361][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[360][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[359][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[358][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[357][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[356][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[355][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[354][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[353][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[352][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[351][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[350][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[349][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[348][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[347][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[346][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[345][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[344][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[343][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[342][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[341][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[340][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[339][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[338][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[337][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[336][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[335][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[334][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[333][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[332][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[331][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[330][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[329][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[328][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[327][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[326][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[325][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[324][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[323][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[322][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[321][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[320][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[319][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[318][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[317][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[316][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[315][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[314][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[313][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[312][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[311][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[310][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[309][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[308][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[307][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[306][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[305][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[304][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[303][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[302][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[301][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[300][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[299][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[298][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[297][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[296][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[295][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[294][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[293][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[292][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[291][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[290][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[289][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[288][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[287][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[286][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[285][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[284][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[283][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[282][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[281][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[280][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[279][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[278][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[277][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[276][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[275][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[274][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[273][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[272][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[271][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[270][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[269][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[268][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[267][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[266][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[265][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[264][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[263][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[262][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[261][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[260][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[259][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[258][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[257][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[256][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[255][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[254][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[253][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[252][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[251][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[250][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[249][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[248][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[247][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[246][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[245][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[244][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[243][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[242][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[241][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[240][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[239][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[238][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[237][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[236][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[235][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[234][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[233][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[232][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[231][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[230][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[229][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[228][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[227][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[226][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[225][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[224][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[223][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[222][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[221][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[220][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[219][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[218][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[217][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[216][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[215][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[214][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[213][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[212][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[211][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[210][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[209][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[208][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[207][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[206][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[205][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[204][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[203][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[202][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[201][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[200][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[199][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[198][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[197][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[196][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[195][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[194][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[193][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[192][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[191][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[190][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[189][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[188][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[187][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[186][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[185][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[184][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[183][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[182][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[181][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[180][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[179][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[178][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[177][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[176][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[175][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[174][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[173][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[172][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[171][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[170][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[169][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[168][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[167][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[166][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[165][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[164][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[163][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[162][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[161][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[160][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[159][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[158][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[157][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[156][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[155][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[154][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[153][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[152][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[151][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[150][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[149][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[148][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[147][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[146][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[145][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[144][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[143][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[142][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[141][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[140][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[139][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[138][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[137][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[136][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[135][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[134][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[133][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[132][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[131][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[130][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[129][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[128][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[127][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[126][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[125][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[124][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[123][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[122][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[121][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[120][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[119][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[118][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[117][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[116][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[115][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[114][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[113][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[112][4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[111][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[110][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[109][6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[108][2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[107][0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[106][7]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[105][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[104][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[103][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[102][3]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[101][5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[100][1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[99][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[98][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[97][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[96][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[95][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[94][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[93][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[92][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[91][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[90][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[89][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[88][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[87][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[86][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[85][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[84][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[83][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[82][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[81][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[80][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[79][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[78][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[77][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[76][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[75][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[74][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[73][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[72][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[71][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[70][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[69][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[68][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[67][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[66][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[65][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[64][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[63][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[62][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[61][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[60][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[59][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[58][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[57][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[56][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[55][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[54][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[53][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[52][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[51][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[50][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[49][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[48][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[47][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[46][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[45][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[44][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[43][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[42][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[41][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[40][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[39][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[38][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[37][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[36][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[35][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[34][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[33][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[32][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][0]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][6]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][2]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][2]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][6]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][3]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][4]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][3]                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][3]                                                                                                                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                                                                                                                                                                               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[5]                                                                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                                                                                                                                                                               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                                                                                                                                                                              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|rd_ptr_gray_reg[7]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4086]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4077]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4070]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4058]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4049]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4042]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4038]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4029]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4016]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4009]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4003]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3996]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3986]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3977]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3968]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3962]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3956]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3950]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3939]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3931]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3925]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3915]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3906]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3900]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3892]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3884]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3878]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3867]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3858]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3853]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3846]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3837]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[11]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                                                                                                                                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                                                                                                                                                                                               ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                                                                                                                                                                                                ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                                                                                                                                                                                                ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]                                                                                                                                                                                                                ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                                                                                                                                                                                                                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]                                                                                                                                                                                                                 ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]                                                                                                                                                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                                                                                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[1]                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[5]                                                                                                                                                                          ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]                                                                                                                                                                                                                ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                                                                                                                                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[8]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|counter[6]                                                                                                                                                                                                                                                                             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                                                                                                                                                ;
; 261:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[0]                                                                                                                                                                                 ;
; 261:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                                                                                                                                                                 ;
; 1030:1             ; 8 bits    ; 5488 LEs      ; 5472 LEs             ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|state_next                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_next                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|store_udp_dest_port_1                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_next                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|store_ip_version_ihl                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_tap:axis_tap0|m_axis_tdata_int                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|update_crc                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|update_crc                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg                                                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg                                                                                                                                                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|rd_ptr_reg                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_next                                                                                                                                                                                                                                                                                                 ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector6                                                                                                                                                                                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector4                                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state                                                                                                                                                                                                                                                                                  ;
; 260:1              ; 2 bits    ; 346 LEs       ; 12 LEs               ; 334 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector23                                                                                                                                                                                      ;
; 260:1              ; 2 bits    ; 346 LEs       ; 12 LEs               ; 334 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector25                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                    ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                   ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                    ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                   ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0|altsyncram_kcd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:altpll_component ;
+-------------------------------+-------------------+------------------+
; Parameter Name                ; Value             ; Type             ;
+-------------------------------+-------------------+------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped          ;
; PLL_TYPE                      ; AUTO              ; Untyped          ;
; LPM_HINT                      ; UNUSED            ; Untyped          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped          ;
; SCAN_CHAIN                    ; LONG              ; Untyped          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped          ;
; LOCK_HIGH                     ; 1                 ; Untyped          ;
; LOCK_LOW                      ; 1                 ; Untyped          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped          ;
; SKIP_VCO                      ; OFF               ; Untyped          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped          ;
; BANDWIDTH                     ; 0                 ; Untyped          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped          ;
; DOWN_SPREAD                   ; 0                 ; Untyped          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped          ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK1_PHASE_SHIFT              ; 2000              ; Untyped          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped          ;
; DPA_DIVIDER                   ; 0                 ; Untyped          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped          ;
; VCO_MIN                       ; 0                 ; Untyped          ;
; VCO_MAX                       ; 0                 ; Untyped          ;
; VCO_CENTER                    ; 0                 ; Untyped          ;
; PFD_MIN                       ; 0                 ; Untyped          ;
; PFD_MAX                       ; 0                 ; Untyped          ;
; M_INITIAL                     ; 0                 ; Untyped          ;
; M                             ; 0                 ; Untyped          ;
; N                             ; 1                 ; Untyped          ;
; M2                            ; 1                 ; Untyped          ;
; N2                            ; 1                 ; Untyped          ;
; SS                            ; 1                 ; Untyped          ;
; C0_HIGH                       ; 0                 ; Untyped          ;
; C1_HIGH                       ; 0                 ; Untyped          ;
; C2_HIGH                       ; 0                 ; Untyped          ;
; C3_HIGH                       ; 0                 ; Untyped          ;
; C4_HIGH                       ; 0                 ; Untyped          ;
; C5_HIGH                       ; 0                 ; Untyped          ;
; C6_HIGH                       ; 0                 ; Untyped          ;
; C7_HIGH                       ; 0                 ; Untyped          ;
; C8_HIGH                       ; 0                 ; Untyped          ;
; C9_HIGH                       ; 0                 ; Untyped          ;
; C0_LOW                        ; 0                 ; Untyped          ;
; C1_LOW                        ; 0                 ; Untyped          ;
; C2_LOW                        ; 0                 ; Untyped          ;
; C3_LOW                        ; 0                 ; Untyped          ;
; C4_LOW                        ; 0                 ; Untyped          ;
; C5_LOW                        ; 0                 ; Untyped          ;
; C6_LOW                        ; 0                 ; Untyped          ;
; C7_LOW                        ; 0                 ; Untyped          ;
; C8_LOW                        ; 0                 ; Untyped          ;
; C9_LOW                        ; 0                 ; Untyped          ;
; C0_INITIAL                    ; 0                 ; Untyped          ;
; C1_INITIAL                    ; 0                 ; Untyped          ;
; C2_INITIAL                    ; 0                 ; Untyped          ;
; C3_INITIAL                    ; 0                 ; Untyped          ;
; C4_INITIAL                    ; 0                 ; Untyped          ;
; C5_INITIAL                    ; 0                 ; Untyped          ;
; C6_INITIAL                    ; 0                 ; Untyped          ;
; C7_INITIAL                    ; 0                 ; Untyped          ;
; C8_INITIAL                    ; 0                 ; Untyped          ;
; C9_INITIAL                    ; 0                 ; Untyped          ;
; C0_MODE                       ; BYPASS            ; Untyped          ;
; C1_MODE                       ; BYPASS            ; Untyped          ;
; C2_MODE                       ; BYPASS            ; Untyped          ;
; C3_MODE                       ; BYPASS            ; Untyped          ;
; C4_MODE                       ; BYPASS            ; Untyped          ;
; C5_MODE                       ; BYPASS            ; Untyped          ;
; C6_MODE                       ; BYPASS            ; Untyped          ;
; C7_MODE                       ; BYPASS            ; Untyped          ;
; C8_MODE                       ; BYPASS            ; Untyped          ;
; C9_MODE                       ; BYPASS            ; Untyped          ;
; C0_PH                         ; 0                 ; Untyped          ;
; C1_PH                         ; 0                 ; Untyped          ;
; C2_PH                         ; 0                 ; Untyped          ;
; C3_PH                         ; 0                 ; Untyped          ;
; C4_PH                         ; 0                 ; Untyped          ;
; C5_PH                         ; 0                 ; Untyped          ;
; C6_PH                         ; 0                 ; Untyped          ;
; C7_PH                         ; 0                 ; Untyped          ;
; C8_PH                         ; 0                 ; Untyped          ;
; C9_PH                         ; 0                 ; Untyped          ;
; L0_HIGH                       ; 1                 ; Untyped          ;
; L1_HIGH                       ; 1                 ; Untyped          ;
; G0_HIGH                       ; 1                 ; Untyped          ;
; G1_HIGH                       ; 1                 ; Untyped          ;
; G2_HIGH                       ; 1                 ; Untyped          ;
; G3_HIGH                       ; 1                 ; Untyped          ;
; E0_HIGH                       ; 1                 ; Untyped          ;
; E1_HIGH                       ; 1                 ; Untyped          ;
; E2_HIGH                       ; 1                 ; Untyped          ;
; E3_HIGH                       ; 1                 ; Untyped          ;
; L0_LOW                        ; 1                 ; Untyped          ;
; L1_LOW                        ; 1                 ; Untyped          ;
; G0_LOW                        ; 1                 ; Untyped          ;
; G1_LOW                        ; 1                 ; Untyped          ;
; G2_LOW                        ; 1                 ; Untyped          ;
; G3_LOW                        ; 1                 ; Untyped          ;
; E0_LOW                        ; 1                 ; Untyped          ;
; E1_LOW                        ; 1                 ; Untyped          ;
; E2_LOW                        ; 1                 ; Untyped          ;
; E3_LOW                        ; 1                 ; Untyped          ;
; L0_INITIAL                    ; 1                 ; Untyped          ;
; L1_INITIAL                    ; 1                 ; Untyped          ;
; G0_INITIAL                    ; 1                 ; Untyped          ;
; G1_INITIAL                    ; 1                 ; Untyped          ;
; G2_INITIAL                    ; 1                 ; Untyped          ;
; G3_INITIAL                    ; 1                 ; Untyped          ;
; E0_INITIAL                    ; 1                 ; Untyped          ;
; E1_INITIAL                    ; 1                 ; Untyped          ;
; E2_INITIAL                    ; 1                 ; Untyped          ;
; E3_INITIAL                    ; 1                 ; Untyped          ;
; L0_MODE                       ; BYPASS            ; Untyped          ;
; L1_MODE                       ; BYPASS            ; Untyped          ;
; G0_MODE                       ; BYPASS            ; Untyped          ;
; G1_MODE                       ; BYPASS            ; Untyped          ;
; G2_MODE                       ; BYPASS            ; Untyped          ;
; G3_MODE                       ; BYPASS            ; Untyped          ;
; E0_MODE                       ; BYPASS            ; Untyped          ;
; E1_MODE                       ; BYPASS            ; Untyped          ;
; E2_MODE                       ; BYPASS            ; Untyped          ;
; E3_MODE                       ; BYPASS            ; Untyped          ;
; L0_PH                         ; 0                 ; Untyped          ;
; L1_PH                         ; 0                 ; Untyped          ;
; G0_PH                         ; 0                 ; Untyped          ;
; G1_PH                         ; 0                 ; Untyped          ;
; G2_PH                         ; 0                 ; Untyped          ;
; G3_PH                         ; 0                 ; Untyped          ;
; E0_PH                         ; 0                 ; Untyped          ;
; E1_PH                         ; 0                 ; Untyped          ;
; E2_PH                         ; 0                 ; Untyped          ;
; E3_PH                         ; 0                 ; Untyped          ;
; M_PH                          ; 0                 ; Untyped          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped          ;
; CLK0_COUNTER                  ; G0                ; Untyped          ;
; CLK1_COUNTER                  ; G0                ; Untyped          ;
; CLK2_COUNTER                  ; G0                ; Untyped          ;
; CLK3_COUNTER                  ; G0                ; Untyped          ;
; CLK4_COUNTER                  ; G0                ; Untyped          ;
; CLK5_COUNTER                  ; G0                ; Untyped          ;
; CLK6_COUNTER                  ; E0                ; Untyped          ;
; CLK7_COUNTER                  ; E1                ; Untyped          ;
; CLK8_COUNTER                  ; E2                ; Untyped          ;
; CLK9_COUNTER                  ; E3                ; Untyped          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped          ;
; M_TIME_DELAY                  ; 0                 ; Untyped          ;
; N_TIME_DELAY                  ; 0                 ; Untyped          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped          ;
; ENABLE0_COUNTER               ; L0                ; Untyped          ;
; ENABLE1_COUNTER               ; L0                ; Untyped          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped          ;
; VCO_POST_SCALE                ; 0                 ; Untyped          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped          ;
; PORT_ARESET                   ; PORT_USED         ; Untyped          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped          ;
; CBXI_PARAMETER                ; altpll_chi2       ; Untyped          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped          ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE   ;
+-------------------------------+-------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 22     ; Signed Integer                                          ;
; N              ; 4      ; Signed Integer                                          ;
; RATE           ; 125000 ; Signed Integer                                          ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; TARGET         ; ALTERA ; String                                 ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0 ;
+------------------------+--------+--------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                               ;
+------------------------+--------+--------------------------------------------------------------------+
; TARGET                 ; ALTERA ; String                                                             ;
; IODDR_STYLE            ; IODDR2 ; String                                                             ;
; CLOCK_INPUT_STYLE      ; BUFG   ; String                                                             ;
; USE_CLK90              ; TRUE   ; String                                                             ;
; AXIS_DATA_WIDTH        ; 8      ; Signed Integer                                                     ;
; AXIS_KEEP_ENABLE       ; 0      ; Unsigned Binary                                                    ;
; AXIS_KEEP_WIDTH        ; 1      ; Signed Integer                                                     ;
; ENABLE_PADDING         ; 1      ; Signed Integer                                                     ;
; MIN_FRAME_LENGTH       ; 64     ; Signed Integer                                                     ;
; TX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; TX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; TX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; TX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; TX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; TX_DROP_WHEN_FULL      ; 0      ; Signed Integer                                                     ;
; RX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; RX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; RX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; RX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; RX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; RX_DROP_WHEN_FULL      ; 1      ; Signed Integer                                                     ;
+------------------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                           ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                         ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                         ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                         ;
; USE_CLK90         ; TRUE   ; String                                                                                                         ;
; ENABLE_PADDING    ; 1      ; Signed Integer                                                                                                 ;
; MIN_FRAME_LENGTH  ; 64     ; Signed Integer                                                                                                 ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                          ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                        ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                        ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                        ;
; USE_CLK90         ; TRUE   ; String                                                                                                                                        ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                                                     ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                                                     ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                                                     ;
; WIDTH             ; 5      ; Signed Integer                                                                                                                                                             ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                                                            ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                                                            ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_b2d  ; Untyped                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                              ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                              ;
; WIDTH          ; 1      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_86d ; Untyped                                                                                                                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                               ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                               ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_c6d ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                                                                                                             ;
; ENABLE_PADDING    ; 1     ; Signed Integer                                                                                                                             ;
; MIN_FRAME_LENGTH  ; 64    ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_ENABLE ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_WIDTH  ; 16    ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
; RX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                                                               ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 8     ; Signed Integer                                                                                                                                                             ;
; ENABLE_PADDING   ; 1     ; Signed Integer                                                                                                                                                             ;
; MIN_FRAME_LENGTH ; 64    ; Signed Integer                                                                                                                                                             ;
; PTP_TS_ENABLE    ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TS_WIDTH     ; 96    ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_ENABLE   ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_WIDTH    ; 16    ; Signed Integer                                                                                                                                                             ;
; USER_WIDTH       ; 1     ; Signed Integer                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                 ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096                             ; Signed Integer                                                                                       ;
; DATA_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; KEEP_ENABLE          ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                      ;
; KEEP_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; LAST_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0                                ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8                                ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0                                ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1                                ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0                                ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1                                ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1                                ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1                                ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1                                ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1                                ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 0                                ; Signed Integer                                                                                       ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                                                  ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                  ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                  ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                  ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                                                  ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                 ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                 ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                                                  ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                                                  ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1 ;
+------------------------+--------+--------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                               ;
+------------------------+--------+--------------------------------------------------------------------+
; TARGET                 ; ALTERA ; String                                                             ;
; IODDR_STYLE            ; IODDR2 ; String                                                             ;
; CLOCK_INPUT_STYLE      ; BUFG   ; String                                                             ;
; USE_CLK90              ; TRUE   ; String                                                             ;
; AXIS_DATA_WIDTH        ; 8      ; Signed Integer                                                     ;
; AXIS_KEEP_ENABLE       ; 0      ; Unsigned Binary                                                    ;
; AXIS_KEEP_WIDTH        ; 1      ; Signed Integer                                                     ;
; ENABLE_PADDING         ; 1      ; Signed Integer                                                     ;
; MIN_FRAME_LENGTH       ; 64     ; Signed Integer                                                     ;
; TX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; TX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; TX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; TX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; TX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; TX_DROP_WHEN_FULL      ; 0      ; Signed Integer                                                     ;
; RX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; RX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; RX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; RX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; RX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; RX_DROP_WHEN_FULL      ; 1      ; Signed Integer                                                     ;
+------------------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                           ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                         ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                         ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                         ;
; USE_CLK90         ; TRUE   ; String                                                                                                         ;
; ENABLE_PADDING    ; 1      ; Signed Integer                                                                                                 ;
; MIN_FRAME_LENGTH  ; 64     ; Signed Integer                                                                                                 ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                          ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                        ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                        ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                        ;
; USE_CLK90         ; TRUE   ; String                                                                                                                                        ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                                                     ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                                                     ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                                                     ;
; WIDTH             ; 5      ; Signed Integer                                                                                                                                                             ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                                                            ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                                                            ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_b2d  ; Untyped                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                              ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                              ;
; WIDTH          ; 1      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_86d ; Untyped                                                                                                                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                               ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                               ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_c6d ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                                                                                                             ;
; ENABLE_PADDING    ; 1     ; Signed Integer                                                                                                                             ;
; MIN_FRAME_LENGTH  ; 64    ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_ENABLE ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_WIDTH  ; 16    ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
; RX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                                                               ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 8     ; Signed Integer                                                                                                                                                             ;
; ENABLE_PADDING   ; 1     ; Signed Integer                                                                                                                                                             ;
; MIN_FRAME_LENGTH ; 64    ; Signed Integer                                                                                                                                                             ;
; PTP_TS_ENABLE    ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TS_WIDTH     ; 96    ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_ENABLE   ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_WIDTH    ; 16    ; Signed Integer                                                                                                                                                             ;
; USER_WIDTH       ; 1     ; Signed Integer                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                 ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096                             ; Signed Integer                                                                                       ;
; DATA_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; KEEP_ENABLE          ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                      ;
; KEEP_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; LAST_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0                                ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8                                ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0                                ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1                                ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0                                ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1                                ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1                                ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1                                ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1                                ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1                                ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 0                                ; Signed Integer                                                                                       ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                                                  ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                  ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                  ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                  ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                                                  ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                 ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                 ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                                                  ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                                                  ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_tap:axis_tap0 ;
+----------------------+-------+------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                 ;
+----------------------+-------+------------------------------------------------------+
; DATA_WIDTH           ; 8     ; Signed Integer                                       ;
; KEEP_ENABLE          ; 0     ; Unsigned Binary                                      ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                       ;
; ID_ENABLE            ; 0     ; Signed Integer                                       ;
; ID_WIDTH             ; 8     ; Signed Integer                                       ;
; DEST_ENABLE          ; 0     ; Signed Integer                                       ;
; DEST_WIDTH           ; 8     ; Signed Integer                                       ;
; USER_ENABLE          ; 1     ; Signed Integer                                       ;
; USER_WIDTH           ; 1     ; Signed Integer                                       ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                      ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                      ;
+----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst ;
+----------------------+--------+-----------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                  ;
+----------------------+--------+-----------------------------------------------------------------------+
; DEPTH                ; 131072 ; Signed Integer                                                        ;
; DATA_WIDTH           ; 8      ; Signed Integer                                                        ;
; KEEP_ENABLE          ; 0      ; Unsigned Binary                                                       ;
; KEEP_WIDTH           ; 1      ; Signed Integer                                                        ;
; LAST_ENABLE          ; 1      ; Signed Integer                                                        ;
; ID_ENABLE            ; 0      ; Signed Integer                                                        ;
; ID_WIDTH             ; 8      ; Signed Integer                                                        ;
; DEST_ENABLE          ; 0      ; Signed Integer                                                        ;
; DEST_WIDTH           ; 8      ; Signed Integer                                                        ;
; USER_ENABLE          ; 1      ; Signed Integer                                                        ;
; USER_WIDTH           ; 1      ; Signed Integer                                                        ;
; RAM_PIPELINE         ; 1      ; Signed Integer                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0      ; Signed Integer                                                        ;
; FRAME_FIFO           ; 0      ; Signed Integer                                                        ;
; USER_BAD_FRAME_VALUE ; 1      ; Unsigned Binary                                                       ;
; USER_BAD_FRAME_MASK  ; 1      ; Unsigned Binary                                                       ;
; DROP_OVERSIZE_FRAME  ; 0      ; Signed Integer                                                        ;
; DROP_BAD_FRAME       ; 0      ; Signed Integer                                                        ;
; DROP_WHEN_FULL       ; 0      ; Signed Integer                                                        ;
+----------------------+--------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                       ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BAUD_PRESCALER ; 1155  ; Signed Integer                                                   ;
; PARITY         ; 0     ; Signed Integer                                                   ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                   ;
; STOP_BITS      ; 0     ; Signed Integer                                                   ;
; FIFO_DEPTH     ; 1024  ; Signed Integer                                                   ;
; FLOW_CONTROL   ; 0     ; Signed Integer                                                   ;
; DYNAMIC_CONFIG ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; BAUD_PRESCALER ; 1155  ; Signed Integer                                                                        ;
; PARITY         ; 0     ; Signed Integer                                                                        ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                                        ;
; STOP_BITS      ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTH     ; 1024  ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                 ;
; DATA_DEPTH     ; 1024  ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; BAUD_PRESCALER ; 1155  ; Signed Integer                                                                        ;
; PARITY         ; 0     ; Signed Integer                                                                        ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                                        ;
; STOP_BITS      ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTH     ; 1024  ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 17    ; Signed Integer                                                                                                 ;
; DATA_DEPTH     ; 1024  ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ZERO_DELAY     ; TRUE  ; String                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altplldram:altplldram_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altplldram ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 133                          ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 133                          ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; -3133                        ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; altplldram_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                          ;
+-------------------------------------------------+---------------------------------------+----------------+
; Parameter Name                                  ; Value                                 ; Type           ;
+-------------------------------------------------+---------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                         ; String         ;
; sld_node_info                                   ; 805334528                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                     ; Signed Integer ;
; sld_data_bits                                   ; 262                                   ; Untyped        ;
; sld_trigger_bits                                ; 6                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                     ; Untyped        ;
; sld_sample_depth                                ; 64                                    ; Untyped        ;
; sld_segment_size                                ; 32                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                  ; String         ;
; sld_inversion_mask_length                       ; 37                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd             ; String         ;
; sld_state_flow_use_generated                    ; 0                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 262                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_k6d1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40e1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40e1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 9                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 17                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 131072               ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 9                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 17                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 131072               ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_kcd1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_k6d1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 2                                                  ;
; Entity Instance               ; altpll:altpll_component                            ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; altplldram:altplldram_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                      ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 131072                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 131072                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+
; rise ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_axis_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_empty  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; s_axis_config_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_axis_config_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst"         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; half ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; s_axis_config_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_axis_config_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctsn                 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart"                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_config_tdata  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_config_tvalid ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_config_tready ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_tdata         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "s_axis_tdata[15..8]" will be connected to GND. ;
; m_axis_tdata         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tuser         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tvalid        ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; rx                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; rts                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; cts                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst"                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; m_udp_src_ip       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_dst_ip       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_length       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_dns_pkt[4087..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst"                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m_eth_dest_mac                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_src_mac                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_type                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_version                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ihl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_dscp                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ecn                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_length                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_identification             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_flags                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_fragment_offset            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ttl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_protocol                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_header_checksum            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_checksum                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy                            ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"    ;
+---------------------------------+--------+----------+------------------------+
; Port                            ; Type   ; Severity ; Details                ;
+---------------------------------+--------+----------+------------------------+
; busy                            ; Output ; Info     ; Explicitly unconnected ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_header            ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_checksum          ; Output ; Info     ; Explicitly unconnected ;
+---------------------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"                                                                                                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_axis_tkeep                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_eth_payload_axis_tkeep       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst"                                                                                                   ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; m_status_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; m_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; m_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_axis_tkeep        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_axis_tid          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_axis_tdest        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_axis_tkeep        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tid          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tdest        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_tap:axis_tap0"                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; tap_axis_tkeep ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tap_axis_tid   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tap_axis_tdest ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_axis_tkeep   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tid     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tdest   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1"                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_axis_tuser      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; tx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_fcs   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; speed              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ifg_delay          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ifg_delay[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ifg_delay[7..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ifg_delay[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; tx_axis_tkeep      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rx_axis_tkeep      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tx_error_underflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tready       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_clk_enable        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_ptp_ts            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_ptp_ts            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_axis_ptp_ts       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_tag   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_start_packet      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_start_packet      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0"                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_fcs   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; speed              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ifg_delay          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ifg_delay[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ifg_delay[7..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ifg_delay[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; tx_axis_tkeep      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rx_axis_tkeep      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tx_error_underflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst"                                                                                                                                        ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ext_sdram_wb_addr_i ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_sdram_wb_data_i ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_sdram_wb_data_o ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ext_sdram_wb_we_i   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_sdram_wb_ack_o  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ext_sdram_wb_stb_i  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_sdram_wb_cyc_i  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_uart_data       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_uart_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ext_uart_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 262              ; 64           ; 2        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 492                         ;
; cycloneiii_ddio_out   ; 12                          ;
; cycloneiii_ff         ; 10138                       ;
;     CLR               ; 21                          ;
;     ENA               ; 9383                        ;
;     ENA SCLR          ; 141                         ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 153                         ;
;     SCLR SLD          ; 4                           ;
;     SLD               ; 6                           ;
;     plain             ; 386                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 9571                        ;
;     arith             ; 375                         ;
;         2 data inputs ; 347                         ;
;         3 data inputs ; 28                          ;
;     normal            ; 9196                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 464                         ;
;         3 data inputs ; 363                         ;
;         4 data inputs ; 8332                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 180                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 6.96                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 882                                                    ;
; cycloneiii_ff         ; 1851                                                   ;
;     CLR               ; 291                                                    ;
;     ENA               ; 90                                                     ;
;     ENA CLR           ; 65                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 7                                                      ;
;     SLD               ; 13                                                     ;
;     plain             ; 1349                                                   ;
; cycloneiii_lcell_comb ; 546                                                    ;
;     arith             ; 58                                                     ;
;         2 data inputs ; 57                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 488                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 21                                                     ;
;         3 data inputs ; 332                                                    ;
;         4 data inputs ; 125                                                    ;
; cycloneiii_ram_block  ; 262                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.92                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 124                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:32     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; fpga_core:core_inst|clk_dram_c                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1]         ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3840]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3832]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3841]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3833]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3842]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3834]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3843]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3835]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3844]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3836]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3845]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3837]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3846]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3838]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3847]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3839]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3848]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3840]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3849]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3841]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3850]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3842]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3851]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3843]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3852]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3844]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3853]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3845]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3854]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3846]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3855]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3847]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3856]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3848]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3857]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3849]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3858]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3850]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3859]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3851]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3860]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3852]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3861]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3853]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3862]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3854]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3863]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3855]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3864]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3856]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3865]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3857]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3866]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3858]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3867]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3859]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3868]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3860]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3869]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3861]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3870]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3862]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3871]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3863]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3872]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3864]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3873]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3865]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3874]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3866]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3875]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3867]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3876]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3868]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3877]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3869]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3878]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3870]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3879]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3871]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3880]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3872]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3881]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3873]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3882]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3874]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3883]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3875]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3884]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3876]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3885]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3877]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3886]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3878]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3887]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3879]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3888]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3880]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3889]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3881]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3890]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3882]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3891]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3883]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3892]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3884]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3893]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3885]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3894]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3886]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3895]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3887]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3896]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3888]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3897]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3889]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3898]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3890]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3899]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3891]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3900]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3892]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3901]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3893]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3902]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3894]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3903]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3895]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3904]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3896]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3905]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3897]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3906]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3898]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3907]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3899]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3908]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3900]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3909]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3901]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3910]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3902]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3911]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3903]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3912]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3904]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3913]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3905]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3914]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3906]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3915]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3907]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3916]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3908]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3917]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3909]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3918]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3910]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3919]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3911]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3920]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3912]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3921]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3913]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3922]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3914]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3923]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3915]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3924]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3916]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3925]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3917]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3926]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3918]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3927]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3919]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3928]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3920]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3929]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3921]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3930]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3922]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3931]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3923]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3932]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3924]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3933]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3925]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3934]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3926]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3935]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3927]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3936]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3928]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3937]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3929]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3938]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3930]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3939]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3931]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3940]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3932]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3941]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3933]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3942]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3934]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3943]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3935]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3944]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3936]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3945]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3937]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3946]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3938]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3947]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3939]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3948]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3940]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3949]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3941]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3950]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3942]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3951]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3943]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3952]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3944]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3953]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3945]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3954]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3946]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3955]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3947]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3956]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3948]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3957]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3949]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3958]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3950]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3959]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3951]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3960]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3952]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3961]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3953]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3962]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3954]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3963]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3955]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3964]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3956]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3965]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3957]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3966]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3958]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3967]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3959]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3968]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3960]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3969]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3961]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3970]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3962]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3971]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3963]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3972]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3964]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3973]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3965]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3974]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3966]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3975]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3967]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3976]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3968]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3977]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3969]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3978]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3970]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3979]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3971]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3980]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3972]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3981]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3973]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3982]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3974]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3983]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3975]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3984]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3976]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3985]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3977]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3986]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3978]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3987]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3979]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3988]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3980]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3989]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3981]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3990]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3982]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3991]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3983]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3992]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3984]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3993]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3985]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3994]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3986]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3995]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3987]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3996]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3988]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3997]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3989]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3998]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3990]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[3999]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3991]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4000]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3992]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4001]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3993]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4002]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3994]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4003]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3995]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4004]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3996]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4005]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3997]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4006]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3998]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4007]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[3999]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4008]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4000]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4009]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4001]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4010]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4002]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4011]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4003]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4012]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4004]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4013]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4005]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4014]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4006]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4015]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4007]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4016]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4008]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4017]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4009]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4018]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4010]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4019]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4011]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4020]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4012]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4021]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4013]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4022]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4014]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4023]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4015]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4024]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4016]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4025]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4017]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4026]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4018]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4027]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4019]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4028]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4020]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4029]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4021]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4030]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4022]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4031]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4023]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4032]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4024]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4033]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4025]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4034]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4026]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4035]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4027]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4036]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4028]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4037]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4029]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4038]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4030]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4039]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4031]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4040]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4032]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4041]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4033]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4042]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4034]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4043]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4035]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4044]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4036]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4045]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4037]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4046]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4038]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4047]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4039]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4048]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4040]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4049]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4041]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4050]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4042]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4051]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4043]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4052]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4044]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4053]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4045]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4054]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4046]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4055]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4047]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4056]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4048]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4057]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4049]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4058]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4050]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4059]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4051]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4060]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4052]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4061]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4053]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4062]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4054]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4063]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4055]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4064]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4056]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4065]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4057]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4066]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4058]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4067]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4059]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4068]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4060]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4069]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4061]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4070]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4062]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4071]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4063]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4072]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4064]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4073]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4065]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4074]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4066]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4075]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4067]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4076]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4068]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4077]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4069]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4078]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4070]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4079]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4071]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4080]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4072]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4081]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4073]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4082]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4074]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4083]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4075]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4084]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4076]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4085]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4077]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4086]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4078]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4087]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4079]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4088]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4080]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4089]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4081]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4090]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4082]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4091]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4083]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4092]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4084]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4093]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4085]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4094]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4086]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_pkt[4095]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|dns_data_reg[4087]                                             ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_ready               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tready~0_wirecell ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_ready               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tready~0_wirecell ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_valid               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_valid_reg                                                ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_valid               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|m_dns_valid_reg                                                ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_ready           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_ready_reg                                            ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_ready           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_ready_reg                                            ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                            ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_hdr_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                            ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tready ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tready_reg                                  ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tready ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tready_reg                                  ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tvalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                  ; N/A     ;
; fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|s_udp_payload_axis_tvalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                  ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon May  1 14:12:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sbdm2048.v
    Info (12023): Found entity 1: sbdm2048 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sbdm2048.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file storage.v
    Info (12023): Found entity 1: storage File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/storage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sha1_w_mem.v
    Info (12023): Found entity 1: sha1_w_mem File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1_w_mem.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sha1_core.v
    Info (12023): Found entity 1: sha1_core File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1_core.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sha1.v
    Info (12023): Found entity 1: sha1 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file lib/dns_ip_rx.v
    Info (12023): Found entity 1: dns_ip_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sdram_controller.vhdl
    Info (12022): Found design unit 1: sdram_controller-behavioural File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sdram_controller.vhdl Line: 72
    Info (12023): Found entity 1: sdram_controller File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sdram_controller.vhdl Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file axis_uart_v1_0.v
    Info (12023): Found entity 1: axis_uart_v1_0 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v Line: 22
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_tx.v(80) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 22
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_rx.v(90) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 90
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_rx.v(91) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 91
Info (12021): Found 2 design units, including 2 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 22
    Info (12023): Found entity 2: edge_detect File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file uart_prescaler.v
    Info (12023): Found entity 1: uart_prescaler File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_prescaler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 22
Warning (10335): Unrecognized synthesis attribute "srl_style" at axis/sync_reset.v(46) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file axis/sync_reset.v
    Info (12023): Found entity 1: sync_reset File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file axis/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/ll_axis_bridge.v
    Info (12023): Found entity 1: ll_axis_bridge File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/ll_axis_bridge.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_tap.v
    Info (12023): Found entity 1: axis_tap File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_tap.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_switch.v
    Info (12023): Found entity 1: axis_switch File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_stat_counter.v
    Info (12023): Found entity 1: axis_stat_counter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_stat_counter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_srl_register.v
    Info (12023): Found entity 1: axis_srl_register File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_srl_register.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_srl_fifo.v
    Info (12023): Found entity 1: axis_srl_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_srl_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_register.v
    Info (12023): Found entity 1: axis_register File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_register.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_rate_limit.v
    Info (12023): Found entity 1: axis_rate_limit File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_rate_limit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_ram_switch.v
    Info (12023): Found entity 1: axis_ram_switch File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_pipeline_register.v
    Info (12023): Found entity 1: axis_pipeline_register File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_register.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(95) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 95
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(97) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 97
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(99) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 99
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(101) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 101
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(103) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 103
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(105) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 105
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(107) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 107
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(109) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 109
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(185) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 185
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(187) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 187
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(189) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 189
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(191) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 191
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(193) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 193
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(195) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_pipeline_fifo.v
    Info (12023): Found entity 1: axis_pipeline_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_mux.v
    Info (12023): Found entity 1: axis_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_ll_bridge.v
    Info (12023): Found entity 1: axis_ll_bridge File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ll_bridge.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust_fifo.v
    Info (12023): Found entity 1: axis_frame_length_adjust_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_length_adjust_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust.v
    Info (12023): Found entity 1: axis_frame_length_adjust File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_length_adjust.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_len.v
    Info (12023): Found entity 1: axis_frame_len File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_len.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_join.v
    Info (12023): Found entity 1: axis_frame_join File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_fifo_adapter.v
    Info (12023): Found entity 1: axis_fifo_adapter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_fifo.v(168) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 168
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(343) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 343
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(345) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 345
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(347) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 347
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(349) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 349
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(351) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 351
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(353) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 353
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_fifo.v
    Info (12023): Found entity 1: axis_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_demux.v
    Info (12023): Found entity 1: axis_demux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_crosspoint.v
    Info (12023): Found entity 1: axis_crosspoint File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_crosspoint.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_cobs_encode.v
    Info (12023): Found entity 1: axis_cobs_encode File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_cobs_encode.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_cobs_decode.v
    Info (12023): Found entity 1: axis_cobs_decode File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_cobs_decode.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_broadcast.v
    Info (12023): Found entity 1: axis_broadcast File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_broadcast.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_async_fifo_adapter.v
    Info (12023): Found entity 1: axis_async_fifo_adapter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 34
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(175) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 175
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(177) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 177
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(179) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 179
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(181) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 181
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(186) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 186
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(188) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 188
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(190) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 190
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(192) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 192
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(194) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 194
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(197) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 197
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(199) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 199
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(201) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 201
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(203) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 203
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(205) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 205
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(207) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 207
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_async_fifo.v(214) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 214
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(651) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 651
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(653) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 653
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(655) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 655
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(657) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 657
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(659) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 659
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(661) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 661
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_async_fifo.v
    Info (12023): Found entity 1: axis_async_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_arb_mux.v
    Info (12023): Found entity 1: axis_arb_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_adapter.v
    Info (12023): Found entity 1: axis_adapter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/arbiter.v
    Info (12023): Found entity 1: arbiter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/arbiter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_interleave.v
    Info (12023): Found entity 1: xgmii_interleave File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_interleave.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_deinterleave.v
    Info (12023): Found entity 1: xgmii_deinterleave File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_deinterleave.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_baser_enc_64.v
    Info (12023): Found entity 1: xgmii_baser_enc_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_baser_enc_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_baser_dec_64.v
    Info (12023): Found entity 1: xgmii_baser_dec_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_baser_dec_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_mux.v
    Info (12023): Found entity 1: udp_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_tx_64.v
    Info (12023): Found entity 1: udp_ip_tx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_tx.v
    Info (12023): Found entity 1: udp_ip_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_rx_64.v
    Info (12023): Found entity 1: udp_ip_rx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_rx.v
    Info (12023): Found entity 1: udp_ip_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_demux.v
    Info (12023): Found entity 1: udp_demux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_complete_64.v
    Info (12023): Found entity 1: udp_complete_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_complete_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_complete.v
    Info (12023): Found entity 1: udp_complete File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen_64.v
    Info (12023): Found entity 1: udp_checksum_gen_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen.v
    Info (12023): Found entity 1: udp_checksum_gen File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_arb_mux.v
    Info (12023): Found entity 1: udp_arb_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_64.v
    Info (12023): Found entity 1: udp_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp.v
    Info (12023): Found entity 1: udp File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out_diff.v
    Info (12023): Found entity 1: ssio_sdr_out_diff File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out_diff.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/ssio_sdr_out.v(66) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out.v
    Info (12023): Found entity 1: ssio_sdr_out File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in_diff.v
    Info (12023): Found entity 1: ssio_sdr_in_diff File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in_diff.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/ssio_sdr_in.v(156) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in.v
    Info (12023): Found entity 1: ssio_sdr_in File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out_diff.v
    Info (12023): Found entity 1: ssio_ddr_out_diff File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_out_diff.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out.v
    Info (12023): Found entity 1: ssio_ddr_out File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_out.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in_diff.v
    Info (12023): Found entity 1: ssio_ddr_in_diff File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in_diff.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in.v
    Info (12023): Found entity 1: ssio_ddr_in File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/rgmii_phy_if.v
    Info (12023): Found entity 1: rgmii_phy_if File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_ts_extract.v
    Info (12023): Found entity 1: ptp_ts_extract File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_ts_extract.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_tag_insert.v
    Info (12023): Found entity 1: ptp_tag_insert File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_tag_insert.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_perout.v
    Info (12023): Found entity 1: ptp_perout File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_perout.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(169) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 169
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(171) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 171
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(173) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_clock_cdc.v
    Info (12023): Found entity 1: ptp_clock_cdc File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(146) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 146
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(148) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 148
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(150) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 150
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(152) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_clock.v
    Info (12023): Found entity 1: ptp_clock File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/oddr.v
    Info (12023): Found entity 1: oddr File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/mii_phy_if.v(87) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v Line: 87
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/mii_phy_if.v(89) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file lib/mii_phy_if.v
    Info (12023): Found entity 1: mii_phy_if File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/lfsr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_mux.v
    Info (12023): Found entity 1: ip_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_tx_64.v
    Info (12023): Found entity 1: ip_eth_tx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_tx.v
    Info (12023): Found entity 1: ip_eth_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_rx_64.v
    Info (12023): Found entity 1: ip_eth_rx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_rx.v
    Info (12023): Found entity 1: ip_eth_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_demux.v
    Info (12023): Found entity 1: ip_demux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_complete_64.v
    Info (12023): Found entity 1: ip_complete_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_complete_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_complete.v
    Info (12023): Found entity 1: ip_complete File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_arb_mux.v
    Info (12023): Found entity 1: ip_arb_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_64.v
    Info (12023): Found entity 1: ip_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip.v
    Info (12023): Found entity 1: ip File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/iddr.v
    Info (12023): Found entity 1: iddr File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/gmii_phy_if.v
    Info (12023): Found entity 1: gmii_phy_if File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/gmii_phy_if.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_tx_if.v(109) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v Line: 109
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_tx_if.v(111) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx_if.v
    Info (12023): Found entity 1: eth_phy_10g_tx_if File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx.v
    Info (12023): Found entity 1: eth_phy_10g_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_watchdog.v
    Info (12023): Found entity 1: eth_phy_10g_rx_watchdog File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_watchdog.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_rx_if.v(113) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v Line: 113
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_rx_if.v(115) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_if.v
    Info (12023): Found entity 1: eth_phy_10g_rx_if File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_frame_sync.v
    Info (12023): Found entity 1: eth_phy_10g_rx_frame_sync File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_ber_mon.v
    Info (12023): Found entity 1: eth_phy_10g_rx_ber_mon File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_ber_mon.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx.v
    Info (12023): Found entity 1: eth_phy_10g_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g.v
    Info (12023): Found entity 1: eth_phy_10g File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mux.v
    Info (12023): Found entity 1: eth_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_tx.v
    Info (12023): Found entity 1: eth_mac_phy_10g_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_rx.v
    Info (12023): Found entity 1: eth_mac_phy_10g_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_fifo.v
    Info (12023): Found entity 1: eth_mac_phy_10g_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g.v
    Info (12023): Found entity 1: eth_mac_phy_10g File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_mii_fifo.v
    Info (12023): Found entity 1: eth_mac_mii_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_mii_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_mii.v
    Info (12023): Found entity 1: eth_mac_mii File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_mii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_10g_fifo.v
    Info (12023): Found entity 1: eth_mac_10g_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_10g.v
    Info (12023): Found entity 1: eth_mac_10g File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(112) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 112
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(119) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 119
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(133) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_gmii_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(112) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v Line: 112
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(119) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v Line: 119
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(133) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii.v
    Info (12023): Found entity 1: eth_mac_1g_gmii File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_fifo File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g.v
    Info (12023): Found entity 1: eth_mac_1g File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_demux.v
    Info (12023): Found entity 1: eth_demux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_axis_tx.v
    Info (12023): Found entity 1: eth_axis_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_axis_rx.v
    Info (12023): Found entity 1: eth_axis_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_arb_mux.v
    Info (12023): Found entity 1: eth_arb_mux File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_64.v
    Info (12023): Found entity 1: axis_xgmii_tx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_32.v
    Info (12023): Found entity 1: axis_xgmii_tx_32 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_64.v
    Info (12023): Found entity 1: axis_xgmii_rx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_32.v
    Info (12023): Found entity 1: axis_xgmii_rx_32 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_32.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_gmii_tx.v
    Info (12023): Found entity 1: axis_gmii_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_gmii_rx.v
    Info (12023): Found entity 1: axis_gmii_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert_64.v
    Info (12023): Found entity 1: axis_eth_fcs_insert_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_insert_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert.v
    Info (12023): Found entity 1: axis_eth_fcs_insert File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_insert.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check_64.v
    Info (12023): Found entity 1: axis_eth_fcs_check_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_check_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check.v
    Info (12023): Found entity 1: axis_eth_fcs_check File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_check.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs.v
    Info (12023): Found entity 1: axis_eth_fcs File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_baser_tx_64.v
    Info (12023): Found entity 1: axis_baser_tx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_baser_rx_64.v
    Info (12023): Found entity 1: axis_baser_rx_64 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_eth_tx.v
    Info (12023): Found entity 1: arp_eth_tx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_eth_rx.v
    Info (12023): Found entity 1: arp_eth_rx File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_cache.v
    Info (12023): Found entity 1: arp_cache File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_cache.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp.v
    Info (12023): Found entity 1: arp File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sync_signal.v
    Info (12023): Found entity 1: sync_signal File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sync_signal.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.v
    Info (12023): Found entity 1: hex_display File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/hex_display.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga_core.v
    Info (12023): Found entity 1: fpga_core File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga.v
    Info (12023): Found entity 1: fpga File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file debounce_switch.v
    Info (12023): Found entity 1: debounce_switch File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/debounce_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file altplldram.v
    Info (12023): Found entity 1: altplldram File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(116): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(117): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(119): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v Line: 119
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(120): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v Line: 120
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(144): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 144
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(145): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 145
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(147): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 147
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(148): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 148
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(151): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 151
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(152): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 152
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(155): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 155
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(156): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 156
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(158): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 158
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(159): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 159
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(161): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 161
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(162): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 162
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(163): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 163
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(164): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 164
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(165): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 165
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(167): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 167
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(168): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 168
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(170): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v Line: 170
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(94): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 94
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(97): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(98): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 98
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(100): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 100
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(102): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 102
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(103): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 103
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(105): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 105
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(106): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 106
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(108): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 108
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(109): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v Line: 109
Warning (10222): Verilog HDL Parameter Declaration warning at axis_pipeline_fifo.v(88): Parameter Declaration in module "axis_pipeline_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_mux.v(92): Parameter Declaration in module "axis_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_mux.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(121): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 121
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(123): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v Line: 123
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(78): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v Line: 78
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(80): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(81): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(127): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(128): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 128
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(131): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 131
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(132): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 132
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(134): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 134
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(136): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 136
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(137): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v Line: 137
Warning (10222): Verilog HDL Parameter Declaration warning at axis_demux.v(97): Parameter Declaration in module "axis_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at axis_demux.v(99): Parameter Declaration in module "axis_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v Line: 99
Warning (10222): Verilog HDL Parameter Declaration warning at axis_crosspoint.v(93): Parameter Declaration in module "axis_crosspoint" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_crosspoint.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at axis_broadcast.v(88): Parameter Declaration in module "axis_broadcast" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_broadcast.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 131
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 132
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 135
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(136): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 136
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 138
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(140): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 140
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(141): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 141
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(125): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 125
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(127): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at axis_arb_mux.v(96): Parameter Declaration in module "axis_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v Line: 96
Warning (10222): Verilog HDL Parameter Declaration warning at axis_arb_mux.v(98): Parameter Declaration in module "axis_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v Line: 98
Warning (10222): Verilog HDL Parameter Declaration warning at udp_mux.v(126): Parameter Declaration in module "udp_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_mux.v Line: 126
Warning (10222): Verilog HDL Parameter Declaration warning at udp_demux.v(127): Parameter Declaration in module "udp_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_demux.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module "ip_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_arb_mux.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module "eth_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_arb_mux.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module "lfsr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/lfsr.v Line: 355
Warning (10222): Verilog HDL Parameter Declaration warning at udp_checksum_gen_64.v(145): Parameter Declaration in module "udp_checksum_gen_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen_64.v Line: 145
Warning (10222): Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module "udp_checksum_gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen.v Line: 143
Warning (10222): Verilog HDL Parameter Declaration warning at udp_arb_mux.v(124): Parameter Declaration in module "udp_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_arb_mux.v Line: 124
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(81): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(83): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(84): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(86): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(87): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(89): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(90): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(519): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v Line: 519
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock.v(97): Parameter Declaration in module "ptp_clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module "ip_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_mux.v Line: 118
Warning (10222): Verilog HDL Parameter Declaration warning at ip_demux.v(119): Parameter Declaration in module "ip_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_demux.v Line: 119
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_watchdog.v(71): Parameter Declaration in module "eth_phy_10g_rx_watchdog" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_watchdog.v Line: 71
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(56): Parameter Declaration in module "eth_phy_10g_rx_frame_sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(57): Parameter Declaration in module "eth_phy_10g_rx_frame_sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v Line: 57
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_ber_mon.v(62): Parameter Declaration in module "eth_phy_10g_rx_ber_mon" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_ber_mon.v Line: 62
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module "eth_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mux.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(90): Parameter Declaration in module "axis_baser_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(91): Parameter Declaration in module "axis_baser_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_phy_10g_fifo.v(154): Parameter Declaration in module "eth_mac_phy_10g_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_fifo.v Line: 154
Warning (10222): Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(91): Parameter Declaration in module "axis_gmii_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_10g_fifo.v(138): Parameter Declaration in module "eth_mac_10g_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g_fifo.v Line: 138
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(90): Parameter Declaration in module "axis_xgmii_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(91): Parameter Declaration in module "axis_xgmii_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(88): Parameter Declaration in module "axis_xgmii_tx_32" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(89): Parameter Declaration in module "axis_xgmii_tx_32" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at eth_demux.v(93): Parameter Declaration in module "eth_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_demux.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v Line: 79
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 84
Info (12127): Elaborating entity "fpga" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 208
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 208
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 208
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf
    Info (12023): Found entity 1: altpll_chi2 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf Line: 28
Info (12128): Elaborating entity "altpll_chi2" for hierarchy "altpll:altpll_component|altpll_chi2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_reset" for hierarchy "sync_reset:sync_reset_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 217
Info (12128): Elaborating entity "debounce_switch" for hierarchy "debounce_switch:debounce_switch_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 235
Info (12128): Elaborating entity "fpga_core" for hierarchy "fpga_core:core_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 304
Warning (10034): Output port "ledg" at fpga_core.v(58) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 58
Warning (10034): Output port "ledr[17..1]" at fpga_core.v(59) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 59
Warning (10034): Output port "hex0" at fpga_core.v(60) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 60
Warning (10034): Output port "hex1" at fpga_core.v(61) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 61
Warning (10034): Output port "hex2" at fpga_core.v(62) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 62
Warning (10034): Output port "hex3" at fpga_core.v(63) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 63
Warning (10034): Output port "hex4" at fpga_core.v(64) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 64
Warning (10034): Output port "hex5" at fpga_core.v(65) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 65
Warning (10034): Output port "hex6" at fpga_core.v(66) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 66
Warning (10034): Output port "hex7" at fpga_core.v(67) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 67
Warning (10034): Output port "dram_addr" at fpga_core.v(96) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 96
Warning (10034): Output port "dram_bank" at fpga_core.v(97) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 97
Warning (10034): Output port "dram_dqm" at fpga_core.v(104) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 104
Warning (10034): Output port "ext_sdram_wb_addr_i" at fpga_core.v(107) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 107
Warning (10034): Output port "ext_sdram_wb_data_i" at fpga_core.v(108) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 108
Warning (10034): Output port "ext_uart_data" at fpga_core.v(115) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 115
Warning (10034): Output port "dram_cas_n" at fpga_core.v(98) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 98
Warning (10034): Output port "dram_ras_n" at fpga_core.v(99) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 99
Warning (10034): Output port "dram_cke" at fpga_core.v(100) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 100
Warning (10034): Output port "dram_clk" at fpga_core.v(101) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 101
Warning (10034): Output port "dram_cs_n" at fpga_core.v(102) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 102
Warning (10034): Output port "dram_we_n" at fpga_core.v(105) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 105
Warning (10034): Output port "ext_sdram_wb_we_i" at fpga_core.v(110) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 110
Warning (10034): Output port "ext_sdram_wb_stb_i" at fpga_core.v(112) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 112
Warning (10034): Output port "ext_sdram_wb_cyc_i" at fpga_core.v(113) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 113
Warning (10034): Output port "ext_uart_valid" at fpga_core.v(116) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 116
Info (12128): Elaborating entity "eth_mac_1g_rgmii_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 567
Info (12128): Elaborating entity "eth_mac_1g_rgmii" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 248
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 150
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 153
Info (12128): Elaborating entity "rgmii_phy_if" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object "rgmii_tx_clk_rise" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 112
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 129
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 144
Info (12128): Elaborating entity "ssio_ddr_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 103
Info (12128): Elaborating entity "iddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in.v Line: 147
Info (12128): Elaborating entity "altddio_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v Line: 129
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v Line: 129
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" with the following parameter: File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v Line: 129
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf
    Info (12023): Found entity 1: ddio_in_b2d File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_b2d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 222
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf
    Info (12023): Found entity 1: ddio_out_86d File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_86d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_86d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v Line: 234
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf
    Info (12023): Found entity 1: ddio_out_c6d File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_c6d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_c6d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "eth_mac_1g" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v Line: 248
Info (12128): Elaborating entity "axis_gmii_rx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v Line: 135
Warning (10230): Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v Line: 140
Info (12128): Elaborating entity "lfsr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v Line: 160
Info (12128): Elaborating entity "axis_gmii_tx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v Line: 167
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(152): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 152
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(223): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 223
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(239): truncated value with size 32 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 239
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(274): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 274
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(312): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 312
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(332): truncated value with size 32 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 332
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(343): truncated value with size 32 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 343
Warning (10270): Verilog HDL Case Statement warning at axis_gmii_tx.v(345): incomplete case statement has no default case item File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 345
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(364): truncated value with size 32 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 364
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(386): truncated value with size 32 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v Line: 386
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(212): object "mem_read_data_valid_reg" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 212
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 395
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 565
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(212): object "mem_read_data_valid_reg" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 212
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 395
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 565
Info (12128): Elaborating entity "axis_tap" for hierarchy "fpga_core:core_inst|axis_tap:axis_tap0" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 636
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 665
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(212): object "mem_read_data_valid_reg" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 212
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(363): truncated value with size 32 to match size of target (18) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 363
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (18) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v Line: 565
Info (12128): Elaborating entity "eth_axis_rx" for hierarchy "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 693
Warning (10036): Verilog HDL or VHDL warning at eth_axis_rx.v(133): object "shift_axis_tvalid" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 133
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(126): truncated value with size 64 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 126
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(127): truncated value with size 8 to match size of target (1) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 127
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(213): truncated value with size 32 to match size of target (4) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v Line: 213
Info (12128): Elaborating entity "ip_eth_rx" for hierarchy "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 742
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(282): truncated value with size 16 to match size of target (6) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v Line: 282
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(298): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v Line: 298
Warning (10270): Verilog HDL Case Statement warning at ip_eth_rx.v(311): incomplete case statement has no default case item File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v Line: 311
Info (12128): Elaborating entity "udp_ip_rx" for hierarchy "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 806
Info (12128): Elaborating entity "dns_ip_rx" for hierarchy "fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 834
Warning (10036): Verilog HDL or VHDL warning at dns_ip_rx.v(69): object "error_early_termination_reg" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v Line: 69
Info (12128): Elaborating entity "axis_uart_v1_0" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v Line: 860
Info (12128): Elaborating entity "uart_tx" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v Line: 76
Warning (10230): Verilog HDL assignment warning at uart_tx.v(88): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 88
Warning (10230): Verilog HDL assignment warning at uart_tx.v(89): truncated value with size 32 to match size of target (3) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 89
Warning (10230): Verilog HDL assignment warning at uart_tx.v(90): truncated value with size 32 to match size of target (4) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 90
Warning (10230): Verilog HDL assignment warning at uart_tx.v(91): truncated value with size 32 to match size of target (1) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_tx.v(173): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 173
Warning (10230): Verilog HDL assignment warning at uart_tx.v(193): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 193
Info (10264): Verilog HDL Case Statement information at uart_tx.v(228): all case item expressions in this case statement are onehot File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 228
Info (10264): Verilog HDL Case Statement information at uart_tx.v(226): all case item expressions in this case statement are onehot File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 226
Info (12128): Elaborating entity "uart_fifo" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 261
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (11) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 97
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (11) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 108
Info (12128): Elaborating entity "uart_prescaler" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v Line: 269
Warning (10230): Verilog HDL assignment warning at uart_prescaler.v(47): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_prescaler.v Line: 47
Info (12128): Elaborating entity "uart_rx" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(68): object "stop_bits" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(91): object "rtsn_out" assigned a value but never read File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (16) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 102
Warning (10230): Verilog HDL assignment warning at uart_rx.v(103): truncated value with size 32 to match size of target (4) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_rx.v(104): truncated value with size 32 to match size of target (1) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at uart_rx.v(144): inferring latch(es) for variable "bit_rec", which holds its previous value in one or more paths through the always construct File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 144
Warning (10230): Verilog HDL assignment warning at uart_rx.v(194): truncated value with size 32 to match size of target (8) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 194
Info (10264): Verilog HDL Case Statement information at uart_rx.v(239): all case item expressions in this case statement are onehot File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 239
Info (10264): Verilog HDL Case Statement information at uart_rx.v(236): all case item expressions in this case statement are onehot File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 236
Warning (10034): Output port "rtsn" at uart_rx.v(45) has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 45
Info (10041): Inferred latch for "bit_rec" at uart_rx.v(144) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 144
Info (12128): Elaborating entity "uart_fifo" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 277
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (11) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 97
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (11) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (10) File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v Line: 108
Info (12128): Elaborating entity "edge_detect" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v Line: 295
Info (12128): Elaborating entity "altplldram" for hierarchy "altplldram:altplldram_inst" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 312
Info (12128): Elaborating entity "altpll" for hierarchy "altplldram:altplldram_inst|altpll:altpll_component" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v Line: 108
Info (12130): Elaborated megafunction instantiation "altplldram:altplldram_inst|altpll:altpll_component" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v Line: 108
Info (12133): Instantiated megafunction "altplldram:altplldram_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "133"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "133"
    Info (12134): Parameter "clk1_phase_shift" = "-3133"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altplldram"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altplldram_altpll.v
    Info (12023): Found entity 1: altplldram_altpll File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v Line: 31
Info (12128): Elaborating entity "altplldram_altpll" for hierarchy "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12020): Port "s_axis_tdest" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tid" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tkeep" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tdest" on the entity instantiation of "tx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Warning (12020): Port "s_axis_tid" on the entity instantiation of "tx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Warning (12030): Port "clk" on the entity instantiation of "altpll_component" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6524.tdf
    Info (12023): Found entity 1: altsyncram_6524 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_6524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_osc.tdf
    Info (12023): Found entity 1: mux_osc File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/mux_osc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf
    Info (12023): Found entity 1: cntr_8ii File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_8ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf
    Info (12023): Found entity 1: cntr_agi File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_agi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_33j.tdf
    Info (12023): Found entity 1: cntr_33j File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/cntr_33j.tdf Line: 26
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.01.14:13:19 Progress: Loading sld5976d85a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6d1.tdf
    Info (12023): Found entity 1: altsyncram_k6d1 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_k6d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40e1.tdf
    Info (12023): Found entity 1: altsyncram_40e1 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_40e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcd1.tdf
    Info (12023): Found entity 1: altsyncram_kcd1 File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_kcd1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_bua.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf
    Info (12023): Found entity 1: decode_4aa File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_4aa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sob.tdf
    Info (12023): Found entity 1: mux_sob File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/mux_sob.tdf Line: 23
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 87
Info (13000): Registers with preset signals will power-up high File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v Line: 55
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 45
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 46
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 47
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 48
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 49
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 50
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 51
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 52
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 53
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 54
    Warning (13410): Pin "GPIO[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[11]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[12]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[13]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[14]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[15]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[16]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[17]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[18]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[19]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[20]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[21]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[22]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[23]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[24]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[25]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[26]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[27]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[28]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[29]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[30]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[31]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[32]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[33]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[34]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "GPIO[35]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 55
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 81
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 82
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 82
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 83
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 84
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 85
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 86
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 88
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 88
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 88
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 88
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 89
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 94
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 301 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v Line: 51
Warning (15899): PLL "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v Line: 51
Warning (15752): Ignored 2 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "fpga_core:core_inst|rx_udp0_dest_port".
    Warning (15751): Ignored Virtual Pin assignment to "fpga_core:core_inst|rx_udp0_eth_src_mac".
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 44
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 67
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 76
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v Line: 79
Info (21057): Implemented 21013 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 160 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 20323 logic cells
    Info (21064): Implemented 442 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 486 warnings
    Info: Peak virtual memory: 6263 megabytes
    Info: Processing ended: Mon May  1 14:14:14 2023
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.map.smsg.


