Drill report for C:\Users\Robby\Documents\KiCAD Projects\JTAG Permutator\JTAG_Permutator.kicad_pcb
Created on 1/3/2018 4:25:17 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'JTAG_Permutator.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (38 holes)
    T2  1.02mm  0.040"  (20 holes)

    Total plated holes count 58


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
