##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/titan_blif/titan23/stratixiv

# Path to directory of SDCs to use
sdc_dir=benchmarks/titan_blif/titan23/stratixiv

# Path to directory of architectures to use
archs_dir=arch/titan

# Add circuits to list to sweep
circuit_list_add=neuron_stratixiv_arch_timing.blif
circuit_list_add=cholesky_bdti_stratixiv_arch_timing.blif
circuit_list_add=minres_stratixiv_arch_timing.blif

# Constrain the circuits to their devices
circuit_constraint_list_add=(neuron_stratixiv_arch_timing.blif,        device=titan_small)
circuit_constraint_list_add=(cholesky_bdti_stratixiv_arch_timing.blif, device=titan_medium)
circuit_constraint_list_add=(minres_stratixiv_arch_timing.blif,        device=titan_large)

# Read flat placement inputs
circuit_constraint_list_add=(neuron_stratixiv_arch_timing.blif,        read_flat_place=../../../../../ap_reconstruction/constraints/neuron_stratixiv_arch_timing.fplace)
circuit_constraint_list_add=(cholesky_bdti_stratixiv_arch_timing.blif, read_flat_place=../../../../../ap_reconstruction/constraints/cholesky_bdti_stratixiv_arch_timing.fplace)
circuit_constraint_list_add=(minres_stratixiv_arch_timing.blif,        read_flat_place=../../../../../ap_reconstruction/constraints/minres_stratixiv_arch_timing.fplace)

# Add architectures to list to sweep
arch_list_add=stratixiv_arch.timing.xml

# Parse info and how to parse
parse_file=vpr_ap_reconstruction.txt

# How to parse QoR info
qor_parse_file=qor_ap_flatrecon_fl_fixed_chan_width.txt

# Pass requirements
pass_requirements_file=pass_requirements_ap_reconstruction.txt

# Pass the script params while writing the vpr constraints.
script_params=-starting_stage vpr -track_memory_usage --analytical_place --route_chan_width 300 --ap_detailed_placer none --ap_full_legalizer basic-min-disturbance
