; ModuleID = 'data/base_solutions/ADPCM/solution0/.autopilot/db/a.o.3.bc'
source_filename = "data/base_solutions/ADPCM/solution0/.autopilot/db/a.o.3.bc"
target datalayout = "e-m:e-i64:64-i128:128-i256:256-i512:512-i1024:1024-i2048:2048-i4096:4096-n8:16:32:64-S128-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "fpga64-xilinx-none"

$_ssdm_op_SpecTopModule = comdat any

$_ssdm_op_SpecPipeline = comdat any

$_ssdm_op_SpecLoopTripCount = comdat any

$_ssdm_op_SpecLoopName = comdat any

$_ssdm_op_SpecInterface = comdat any

$_ssdm_op_SpecBitsMap = comdat any

$_ssdm_op_Read.ap_auto.i8 = comdat any

$_ssdm_op_Read.ap_auto.i6 = comdat any

$_ssdm_op_Read.ap_auto.i4 = comdat any

$_ssdm_op_Read.ap_auto.i32 = comdat any

$_ssdm_op_Read.ap_auto.i31 = comdat any

$_ssdm_op_Read.ap_auto.i2 = comdat any

$_ssdm_op_Read.ap_auto.i16 = comdat any

$_ssdm_op_Read.ap_auto.i15 = comdat any

$_ssdm_op_PartSelect.i5.i15.i32.i32 = comdat any

$_ssdm_op_PartSelect.i4.i8.i32.i32 = comdat any

$_ssdm_op_PartSelect.i4.i6.i32.i32 = comdat any

$_ssdm_op_PartSelect.i4.i15.i32.i32 = comdat any

$_ssdm_op_PartSelect.i32.i50.i32.i32 = comdat any

$_ssdm_op_PartSelect.i32.i47.i32.i32 = comdat any

$_ssdm_op_PartSelect.i32.i46.i32.i32 = comdat any

$_ssdm_op_PartSelect.i32.i40.i32.i32 = comdat any

$_ssdm_op_PartSelect.i2.i8.i32.i32 = comdat any

$_ssdm_op_PartSelect.i17.i25.i32.i32 = comdat any

$_ssdm_op_PartSelect.i16.i31.i32.i32 = comdat any

$_ssdm_op_PartSelect.i16.i23.i32.i32 = comdat any

$_ssdm_op_PartSelect.i15.i30.i32.i32 = comdat any

$_ssdm_op_PartSelect.i14.i29.i32.i32 = comdat any

$_ssdm_op_PartSelect.i13.i25.i32.i32 = comdat any

$_ssdm_op_PartSelect.i12.i19.i32.i32 = comdat any

$_ssdm_op_PartSelect.i11.i16.i32.i32 = comdat any

$_ssdm_op_Mux.ap_auto.4i14.i2 = comdat any

$_ssdm_op_Mux.ap_auto.4i11.i2 = comdat any

$_ssdm_op_BitSelect.i1.i64.i32 = comdat any

$_ssdm_op_BitSelect.i1.i32.i32 = comdat any

$_ssdm_op_BitConcatenate.i8.i2.i6 = comdat any

$_ssdm_op_BitConcatenate.i7.i6.i1 = comdat any

$_ssdm_op_BitConcatenate.i40.i32.i8 = comdat any

$_ssdm_op_BitConcatenate.i36.i32.i4 = comdat any

$_ssdm_op_BitConcatenate.i34.i32.i2 = comdat any

$_ssdm_op_BitConcatenate.i32.i31.i1 = comdat any

$_ssdm_op_BitConcatenate.i24.i16.i8 = comdat any

$_ssdm_op_BitConcatenate.i22.i15.i7 = comdat any

$_ssdm_op_BitConcatenate.i18.i16.i2 = comdat any

$_ssdm_op_BitConcatenate.i15.i12.i3 = comdat any

@xout2 = internal unnamed_addr global i32 0, align 512
@xout1 = internal unnamed_addr global i32 0, align 512
@wl_code_table = internal unnamed_addr constant [16 x i13] [i13 -60, i13 3042, i13 1198, i13 538, i13 334, i13 172, i13 58, i13 -30, i13 3042, i13 1198, i13 538, i13 334, i13 172, i13 58, i13 -30, i13 -60]
@tqmf = internal unnamed_addr global [24 x i32] zeroinitializer, align 512
@rlt2 = internal unnamed_addr global i31 0
@rlt1 = internal unnamed_addr global i31 0
@rh2 = internal unnamed_addr global i31 0
@rh1 = internal unnamed_addr global i31 0
@quant26bt_pos = internal unnamed_addr constant [31 x i6] [i6 -3, i6 -4, i6 -5, i6 -6, i6 -7, i6 -8, i6 -9, i6 -10, i6 -11, i6 -12, i6 -13, i6 -14, i6 -15, i6 -16, i6 -17, i6 -18, i6 -19, i6 -20, i6 -21, i6 -22, i6 -23, i6 -24, i6 -25, i6 -26, i6 -27, i6 -28, i6 -29, i6 -30, i6 -31, i6 -32, i6 -32]
@quant26bt_neg = internal unnamed_addr constant [31 x i6] [i6 -1, i6 -2, i6 31, i6 30, i6 29, i6 28, i6 27, i6 26, i6 25, i6 24, i6 23, i6 22, i6 21, i6 20, i6 19, i6 18, i6 17, i6 16, i6 15, i6 14, i6 13, i6 12, i6 11, i6 10, i6 9, i6 8, i6 7, i6 6, i6 5, i6 4, i6 4]
@qq6_code6_table = internal unnamed_addr constant [64 x i16] [i16 -136, i16 -136, i16 -136, i16 -136, i16 -24808, i16 -21904, i16 -19008, i16 -16704, i16 -14984, i16 -13512, i16 -12280, i16 -11192, i16 -10232, i16 -9360, i16 -8576, i16 -7856, i16 -7192, i16 -6576, i16 -6000, i16 -5456, i16 -4944, i16 -4464, i16 -4008, i16 -3576, i16 -3168, i16 -2776, i16 -2400, i16 -2032, i16 -1688, i16 -1360, i16 -1040, i16 -728, i16 24808, i16 21904, i16 19008, i16 16704, i16 14984, i16 13512, i16 12280, i16 11192, i16 10232, i16 9360, i16 8576, i16 7856, i16 7192, i16 6576, i16 6000, i16 5456, i16 4944, i16 4464, i16 4008, i16 3576, i16 3168, i16 2776, i16 2400, i16 2032, i16 1688, i16 1360, i16 1040, i16 728, i16 432, i16 136, i16 -432, i16 -136]
@qq4_code4_table = internal unnamed_addr constant [16 x i16] [i16 0, i16 -20456, i16 -12896, i16 -8968, i16 -6288, i16 -4240, i16 -2584, i16 -1200, i16 20456, i16 12896, i16 8968, i16 6288, i16 4240, i16 2584, i16 1200, i16 0]
@plt2 = internal unnamed_addr global i32 0, align 512
@plt1 = internal unnamed_addr global i32 0, align 512
@ph2 = internal unnamed_addr global i32 0, align 512
@ph1 = internal unnamed_addr global i32 0, align 512
@nbl = internal unnamed_addr global i15 0
@nbh = internal unnamed_addr global i15 0
@ilb_table = internal unnamed_addr constant [32 x i12] [i12 -2048, i12 -2003, i12 -1957, i12 -1910, i12 -1863, i12 -1814, i12 -1764, i12 -1713, i12 -1661, i12 -1607, i12 -1553, i12 -1497, i12 -1440, i12 -1382, i12 -1322, i12 -1262, i12 -1200, i12 -1136, i12 -1071, i12 -1005, i12 -938, i12 -868, i12 -798, i12 -725, i12 -652, i12 -576, i12 -499, i12 -420, i12 -340, i12 -258, i12 -174, i12 -88]
@il = internal unnamed_addr global i6 0
@h = internal unnamed_addr constant [24 x i15] [i15 12, i15 -44, i15 -44, i15 212, i15 48, i15 -624, i15 128, i15 1448, i15 -840, i15 -3220, i15 3804, i15 15504, i15 15504, i15 3804, i15 -3220, i15 -840, i15 1448, i15 128, i15 -624, i15 48, i15 212, i15 -44, i15 -44, i15 12]
@detl = internal unnamed_addr global i15 0
@deth = internal unnamed_addr global i15 0
@delay_dltx = internal global [6 x i16] zeroinitializer
@delay_dhx = internal global [6 x i16] zeroinitializer
@delay_bpl = internal global [6 x i32] zeroinitializer, align 512
@delay_bph = internal global [6 x i32] zeroinitializer, align 512
@decis_levl = internal unnamed_addr constant [30 x i15] [i15 280, i15 576, i15 880, i15 1200, i15 1520, i15 1864, i15 2208, i15 2584, i15 2960, i15 3376, i15 3784, i15 4240, i15 4696, i15 5200, i15 5712, i15 6288, i15 6864, i15 7520, i15 8184, i15 8968, i15 9752, i15 10712, i15 11664, i15 12896, i15 14120, i15 15840, i15 -15208, i15 -12312, i15 -9416, i15 -1]
@dec_rlt2 = internal unnamed_addr global i31 0
@dec_rlt1 = internal unnamed_addr global i31 0
@dec_rh2 = internal unnamed_addr global i31 0
@dec_rh1 = internal unnamed_addr global i31 0
@dec_plt2 = internal unnamed_addr global i32 0, align 512
@dec_plt1 = internal unnamed_addr global i32 0, align 512
@dec_ph2 = internal unnamed_addr global i32 0, align 512
@dec_ph1 = internal unnamed_addr global i32 0, align 512
@dec_nbl = internal unnamed_addr global i15 0
@dec_nbh = internal unnamed_addr global i15 0
@dec_detl = internal unnamed_addr global i15 0
@dec_deth = internal unnamed_addr global i15 0
@dec_del_dltx = internal global [6 x i16] zeroinitializer
@dec_del_dhx = internal global [6 x i16] zeroinitializer
@dec_del_bpl = internal global [6 x i32] zeroinitializer, align 512
@dec_del_bph = internal global [6 x i32] zeroinitializer, align 512
@dec_al2 = internal unnamed_addr global i15 0
@dec_al1 = internal unnamed_addr global i16 0
@dec_ah2 = internal unnamed_addr global i15 0
@dec_ah1 = internal unnamed_addr global i16 0
@al2 = internal unnamed_addr global i15 0
@al1 = internal unnamed_addr global i16 0
@ah2 = internal unnamed_addr global i15 0
@ah1 = internal unnamed_addr global i16 0
@accumd = internal unnamed_addr global [11 x i32] zeroinitializer, align 512
@accumc = internal unnamed_addr global [11 x i32] zeroinitializer, align 512
@empty = internal unnamed_addr constant [15 x i8] c"upzero_label11\00"
@empty_0 = internal unnamed_addr constant [15 x i8] c"upzero_label10\00"
@empty_1 = internal unnamed_addr constant [19 x i8] c"adpcm_main_label12\00"
@empty_2 = internal unnamed_addr constant [14 x i8] c"decode_label2\00"
@empty_3 = internal unnamed_addr constant [14 x i8] c"decode_label3\00"
@empty_4 = internal unnamed_addr constant [1 x i8] zeroinitializer
@empty_5 = internal unnamed_addr constant [10 x i8] c"ap_memory\00"
@empty_6 = internal unnamed_addr constant [13 x i8] c"reset_label7\00"
@empty_7 = internal unnamed_addr constant [14 x i8] c"encode_label0\00"
@empty_8 = internal unnamed_addr constant [14 x i8] c"encode_label1\00"
@empty_9 = internal unnamed_addr constant [13 x i8] c"reset_label5\00"
@empty_10 = internal unnamed_addr constant [13 x i8] c"reset_label4\00"
@empty_11 = internal unnamed_addr constant [14 x i8] c"quantl_label9\00"
@empty_12 = internal unnamed_addr constant [14 x i8] c"filtez_label8\00"
@empty_13 = internal unnamed_addr constant [19 x i8] c"adpcm_main_label13\00"
@empty_14 = internal unnamed_addr constant [11 x i8] c"adpcm_main\00"
@empty_15 = internal unnamed_addr constant [13 x i8] c"reset_label6\00"

; Function Attrs: noinline nounwind
define internal fastcc void @upzero(i16 %dlt, [6 x i16]* noalias nocapture align 512 %dlti, [6 x i32]* noalias nocapture align 512 %bli) #0 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4)
  %dlt_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %dlt) #5, !bitwidth !7
  %dlti_addr = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 0, !bitwidth !227
  %icmp_ln535 = icmp eq i16 %dlt_read, 0, !bitwidth !367
  %i = alloca i3, align 1, !bitwidth !368
  br i1 %icmp_ln535, label %for.inc.preheader, label %upzero_label11, !bitwidth !369

for.inc.preheader:                                ; preds = %entry
  store i3 0, i3* %i, align 1, !bitwidth !369, !dep_idx !370, !deps !371
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %for.inc.preheader
  %i_1 = load i3, i3* %i, align 1, !bitwidth !379, !dep_idx !380, !deps !381
  %icmp_ln537 = icmp eq i3 %i_1, -2, !bitwidth !367
  %add_ln537 = add nuw i3 %i_1, 1, !bitwidth !379
  br i1 %icmp_ln537, label %if.end27.loopexit7, label %for.inc.split, !llvm.loop !388, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %zext_ln537 = zext i3 %i_1 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([15 x i8]* @empty_0)
  %bli_addr = getelementptr inbounds [6 x i32], [6 x i32]* %bli, i64 0, i64 %zext_ln537, !bitwidth !225
  %bli_load = load i32, i32* %bli_addr, align 4, !bitwidth !62, !dep_idx !410, !deps !411
  %sext_ln539 = sext i32 %bli_load to i40, !bitwidth !415
  %shl_ln = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load, i8 0), !bitwidth !416
  %sub_ln539 = sub i40 %shl_ln, %sext_ln539, !bitwidth !416
  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %sub_ln539, i32 8, i32 39), !bitwidth !62
  store i32 %trunc_ln, i32* %bli_addr, align 4, !bitwidth !369, !dep_idx !417, !deps !418
  store i3 %add_ln537, i3* %i, align 1, !bitwidth !369, !dep_idx !423, !deps !424
  br label %for.inc, !llvm.loop !388, !bitwidth !369

upzero_label11:                                   ; preds = %entry
  %sext_ln543 = sext i16 %dlt_read to i32, !bitwidth !428
  store i3 0, i3* %i, align 1, !bitwidth !369, !dep_idx !429, !deps !430
  br label %for.body7, !bitwidth !369

for.body7:                                        ; preds = %for.body7.split, %upzero_label11
  %i_2 = load i3, i3* %i, align 1, !bitwidth !379, !dep_idx !431, !deps !432
  %icmp_ln543 = icmp eq i3 %i_2, -2, !bitwidth !367
  %add_ln543 = add nuw i3 %i_2, 1, !bitwidth !379
  br i1 %icmp_ln543, label %if.end27.loopexit, label %for.body7.split, !llvm.loop !435, !bitwidth !369

for.body7.split:                                  ; preds = %for.body7
  %zext_ln543 = zext i3 %i_2 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([15 x i8]* @empty)
  %dlti_addr_1 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 %zext_ln543, !bitwidth !227
  %dlti_load = load i16, i16* %dlti_addr_1, align 2, !bitwidth !7, !dep_idx !444, !deps !445
  %sext_ln545 = sext i16 %dlti_load to i32, !bitwidth !428
  %mul_ln545 = mul i32 %sext_ln545, %sext_ln543, !bitwidth !62
  %sext_ln545_1 = sext i32 %mul_ln545 to i64, !bitwidth !452
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %sext_ln545_1, i32 63), !bitwidth !367
  %select_ln549 = select i1 %tmp, i32 -128, i32 128, !bitwidth !40
  %bli_addr_1 = getelementptr inbounds [6 x i32], [6 x i32]* %bli, i64 0, i64 %zext_ln543, !bitwidth !225
  %bli_load_1 = load i32, i32* %bli_addr_1, align 4, !bitwidth !62, !dep_idx !453, !deps !454
  %sext_ln549 = sext i32 %bli_load_1 to i40, !bitwidth !415
  %shl_ln1 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load_1, i8 0), !bitwidth !416
  %sub_ln549 = sub i40 %shl_ln1, %sext_ln549, !bitwidth !416
  %wd3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %sub_ln549, i32 8, i32 39), !bitwidth !62
  %add_ln550 = add nsw i32 %wd3, %select_ln549, !bitwidth !62
  store i32 %add_ln550, i32* %bli_addr_1, align 4, !bitwidth !369, !dep_idx !457, !deps !458
  store i3 %add_ln543, i3* %i, align 1, !bitwidth !369, !dep_idx !462, !deps !463
  br label %for.body7, !llvm.loop !435, !bitwidth !369

if.end27.loopexit:                                ; preds = %for.body7
  br label %if.end27, !bitwidth !369

if.end27.loopexit7:                               ; preds = %for.inc
  br label %if.end27, !bitwidth !369

if.end27:                                         ; preds = %if.end27.loopexit7, %if.end27.loopexit
  %dlti_addr_2 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 4, !bitwidth !227
  %dlti_load_1 = load i16, i16* %dlti_addr_2, align 2, !bitwidth !7, !dep_idx !465, !deps !466
  %dlti_addr_3 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 5, !bitwidth !227
  store i16 %dlti_load_1, i16* %dlti_addr_3, align 2, !bitwidth !369, !dep_idx !467, !deps !468
  %dlti_addr_4 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 3, !bitwidth !227
  %dlti_load_2 = load i16, i16* %dlti_addr_4, align 2, !bitwidth !7, !dep_idx !470, !deps !471
  store i16 %dlti_load_2, i16* %dlti_addr_2, align 2, !bitwidth !369, !dep_idx !472, !deps !473
  %dlti_addr_5 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 2, !bitwidth !227
  %dlti_load_3 = load i16, i16* %dlti_addr_5, align 2, !bitwidth !7, !dep_idx !475, !deps !476
  store i16 %dlti_load_3, i16* %dlti_addr_4, align 2, !bitwidth !369, !dep_idx !477, !deps !478
  %dlti_addr_6 = getelementptr inbounds [6 x i16], [6 x i16]* %dlti, i64 0, i64 1, !bitwidth !227
  %dlti_load_4 = load i16, i16* %dlti_addr_6, align 2, !bitwidth !7, !dep_idx !480, !deps !481
  store i16 %dlti_load_4, i16* %dlti_addr_5, align 2, !bitwidth !369, !dep_idx !482, !deps !483
  %dlti_load_5 = load i16, i16* %dlti_addr, align 2, !bitwidth !7, !dep_idx !485, !deps !486
  store i16 %dlti_load_5, i16* %dlti_addr_6, align 2, !bitwidth !369, !dep_idx !487, !deps !488
  store i16 %dlt_read, i16* %dlti_addr, align 2, !bitwidth !369, !dep_idx !490, !deps !491
  ret void, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i15 @uppol2(i16 %al1, i15 %al2, i32 %plt, i32 %plt1, i32 %plt2) #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %plt2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt2) #5, !bitwidth !62
  %plt1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt1) #5, !bitwidth !62
  %plt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt) #5, !bitwidth !62
  %al2_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %al2) #5, !bitwidth !60
  %al1_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %al1) #5, !bitwidth !7
  %wd2 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %al1_read, i2 0), !bitwidth !493
  %sext_ln566 = sext i18 %wd2 to i19, !bitwidth !494
  %sext_ln570 = sext i32 %plt_read to i64, !bitwidth !452
  %sext_ln570_1 = sext i32 %plt1_read to i64, !bitwidth !452
  %mul_ln570 = mul nsw i64 %sext_ln570_1, %sext_ln570, !bitwidth !495
  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %mul_ln570, i32 63), !bitwidth !367
  %sub_ln571 = sub i19 0, %sext_ln566, !bitwidth !494
  %tmp = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %al1_read, i32 5, i32 15), !bitwidth !496
  %sext_ln572 = sext i11 %tmp to i12, !bitwidth !497
  %tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln571, i32 7, i32 18), !bitwidth !498
  %select_ln570 = select i1 %tmp_2, i12 %sext_ln572, i12 %tmp_1, !bitwidth !498
  %sext_ln574_1 = sext i12 %select_ln570 to i17, !bitwidth !499
  %sext_ln574 = sext i32 %plt2_read to i64, !bitwidth !452
  %mul_ln574 = mul nsw i64 %sext_ln574, %sext_ln570, !bitwidth !495
  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %mul_ln574, i32 63), !bitwidth !367
  %sext_ln580 = sext i15 %al2_read to i23, !bitwidth !500
  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %al2_read, i7 0), !bitwidth !501
  %sext_ln580_1 = sext i22 %shl_ln to i23, !bitwidth !500
  %sub_ln580 = sub i23 %sext_ln580_1, %sext_ln580, !bitwidth !500
  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %sub_ln580, i32 7, i32 22), !bitwidth !7
  %sext_ln580_2 = sext i16 %trunc_ln1 to i17, !bitwidth !499
  %select_ln580 = select i1 %tmp_3, i17 -128, i17 128, !bitwidth !81
  %add_ln580 = add i17 %sext_ln580_2, %select_ln580, !bitwidth !499
  %apl2 = add i17 %add_ln580, %sext_ln574_1, !bitwidth !499
  %icmp_ln583 = icmp sgt i17 %apl2, 12288, !bitwidth !367
  %apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2, !bitwidth !502
  %trunc_ln567 = trunc i17 %apl2_1 to i15, !bitwidth !60
  %icmp_ln585 = icmp slt i17 %apl2_1, -12288, !bitwidth !367
  %apl2_2 = select i1 %icmp_ln585, i15 -12288, i15 %trunc_ln567, !bitwidth !60
  ret i15 %apl2_2, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i16 @uppol1(i16 %al1, i15 %apl2, i32 %plt, i32 %plt1) #1 {
entry:
  %plt1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt1) #5, !bitwidth !62
  %plt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt) #5, !bitwidth !62
  %apl2_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %apl2) #5, !bitwidth !60
  %al1_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %al1) #5, !bitwidth !7
  %sext_ln20 = sext i15 %apl2_read to i16, !bitwidth !503
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %sext_ln597 = sext i16 %al1_read to i25, !bitwidth !504
  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %al1_read, i8 0), !bitwidth !505
  %sext_ln597_1 = sext i24 %shl_ln to i25, !bitwidth !504
  %sub_ln597 = sub i25 %sext_ln597_1, %sext_ln597, !bitwidth !504
  %trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %sub_ln597, i32 8, i32 24), !bitwidth !502
  %sext_ln599_2 = sext i17 %trunc_ln to i18, !bitwidth !506
  %sext_ln599 = sext i32 %plt_read to i64, !bitwidth !452
  %sext_ln599_1 = sext i32 %plt1_read to i64, !bitwidth !452
  %mul_ln599 = mul nsw i64 %sext_ln599_1, %sext_ln599, !bitwidth !495
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %mul_ln599, i32 63), !bitwidth !367
  %select_ln599 = select i1 %tmp, i18 -192, i18 192, !bitwidth !91
  %apl1 = add i18 %select_ln599, %sext_ln599_2, !bitwidth !506
  %wd3 = sub i16 15360, %sext_ln20, !bitwidth !503
  %sext_ln595 = sext i16 %wd3 to i18, !bitwidth !506
  %icmp_ln607 = icmp sgt i18 %apl1, %sext_ln595, !bitwidth !367
  %apl1_1 = select i1 %icmp_ln607, i18 %sext_ln595, i18 %apl1, !bitwidth !493
  %trunc_ln595 = trunc i18 %apl1_1 to i16, !bitwidth !7
  %apl1_2 = sub i16 0, %wd3, !bitwidth !503
  %sext_ln609 = sext i16 %apl1_2 to i18, !bitwidth !506
  %icmp_ln609 = icmp slt i18 %apl1_1, %sext_ln609, !bitwidth !367
  %apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595, !bitwidth !7
  ret i16 %apl1_3, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i15 @scalel(i15 %nbl, i4 %shift_constant) #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %shift_constant_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %shift_constant) #5, !bitwidth !99
  %nbl_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %nbl) #5, !bitwidth !60
  %wd1 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %nbl_read, i32 6, i32 10), !bitwidth !507
  %tmp = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %nbl_read, i32 11, i32 14), !bitwidth !99
  %zext_ln522 = zext i4 %tmp to i5, !bitwidth !508
  %zext_ln525 = zext i5 %wd1 to i64, !bitwidth !408
  %ilb_table_addr = getelementptr inbounds [32 x i12], [32 x i12]* @ilb_table, i64 0, i64 %zext_ln525, !bitwidth !105
  %ilb_table_load = load i12, i12* %ilb_table_addr, align 2, !bitwidth !498
  %add_ln525 = add i4 %shift_constant_read, 1, !bitwidth !99
  %zext_ln525_2 = zext i4 %add_ln525 to i5, !bitwidth !508
  %sub_ln525 = sub i5 %zext_ln525_2, %zext_ln522, !bitwidth !266
  %sext_ln525 = sext i5 %sub_ln525 to i32, !bitwidth !428
  %sext_ln525cast = trunc i32 %sext_ln525 to i12, !bitwidth !498
  %wd3 = lshr i12 %ilb_table_load, %sext_ln525cast, !bitwidth !498
  %shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %wd3, i3 0), !bitwidth !60
  ret i15 %shl_ln, !bitwidth !369
}

; Function Attrs: noinline nounwind
define internal fastcc void @reset() unnamed_addr #0 {
entry:
  %i = alloca i3, align 1, !bitwidth !368
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  store i15 32, i15* @dec_detl, align 2, !bitwidth !369
  store i15 32, i15* @detl, align 2, !bitwidth !369
  store i15 8, i15* @dec_deth, align 2, !bitwidth !369
  store i15 8, i15* @deth, align 2, !bitwidth !369
  store i31 0, i31* @rlt2, align 4, !bitwidth !369
  store i31 0, i31* @rlt1, align 4, !bitwidth !369
  store i32 0, i32* @plt2, align 512, !bitwidth !369
  store i32 0, i32* @plt1, align 512, !bitwidth !369
  store i15 0, i15* @al2, align 2, !bitwidth !369
  store i16 0, i16* @al1, align 2, !bitwidth !369
  store i15 0, i15* @nbl, align 2, !bitwidth !369
  store i31 0, i31* @rh2, align 4, !bitwidth !369
  store i31 0, i31* @rh1, align 4, !bitwidth !369
  store i32 0, i32* @ph2, align 512, !bitwidth !369
  store i32 0, i32* @ph1, align 512, !bitwidth !369
  store i15 0, i15* @ah2, align 2, !bitwidth !369
  store i16 0, i16* @ah1, align 2, !bitwidth !369
  store i15 0, i15* @nbh, align 2, !bitwidth !369
  store i31 0, i31* @dec_rlt2, align 4, !bitwidth !369
  store i31 0, i31* @dec_rlt1, align 4, !bitwidth !369
  store i32 0, i32* @dec_plt2, align 512, !bitwidth !369
  store i32 0, i32* @dec_plt1, align 512, !bitwidth !369
  store i15 0, i15* @dec_al2, align 2, !bitwidth !369
  store i16 0, i16* @dec_al1, align 2, !bitwidth !369
  store i15 0, i15* @dec_nbl, align 2, !bitwidth !369
  store i31 0, i31* @dec_rh2, align 4, !bitwidth !369
  store i31 0, i31* @dec_rh1, align 4, !bitwidth !369
  store i32 0, i32* @dec_ph2, align 512, !bitwidth !369
  store i32 0, i32* @dec_ph1, align 512, !bitwidth !369
  store i15 0, i15* @dec_ah2, align 2, !bitwidth !369
  store i16 0, i16* @dec_ah1, align 2, !bitwidth !369
  store i15 0, i15* @dec_nbh, align 2, !bitwidth !369
  store i3 0, i3* %i, align 1, !bitwidth !369, !dep_idx !509, !deps !510
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %entry
  %i_5 = load i3, i3* %i, align 1, !bitwidth !379, !dep_idx !513, !deps !514
  %icmp_ln427 = icmp eq i3 %i_5, -2, !bitwidth !367
  %add_ln427 = add nuw i3 %i_5, 1, !bitwidth !379
  br i1 %icmp_ln427, label %for.inc18.preheader, label %for.inc.split, !llvm.loop !517, !bitwidth !369

for.inc18.preheader:                              ; preds = %for.inc
  %i_2 = alloca i3, align 1, !bitwidth !368
  store i3 0, i3* %i_2, align 1, !bitwidth !369, !dep_idx !528, !deps !529
  br label %for.inc18, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %zext_ln427 = zext i3 %i_5 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([13 x i8]* @empty_10)
  %delay_dltx_addr = getelementptr inbounds [6 x i16], [6 x i16]* @delay_dltx, i64 0, i64 %zext_ln427, !bitwidth !227
  store i16 0, i16* %delay_dltx_addr, align 2, !bitwidth !369
  %delay_dhx_addr = getelementptr inbounds [6 x i16], [6 x i16]* @delay_dhx, i64 0, i64 %zext_ln427, !bitwidth !227
  store i16 0, i16* %delay_dhx_addr, align 2, !bitwidth !369
  %dec_del_dltx_addr = getelementptr inbounds [6 x i16], [6 x i16]* @dec_del_dltx, i64 0, i64 %zext_ln427, !bitwidth !227
  store i16 0, i16* %dec_del_dltx_addr, align 2, !bitwidth !369
  %dec_del_dhx_addr = getelementptr inbounds [6 x i16], [6 x i16]* @dec_del_dhx, i64 0, i64 %zext_ln427, !bitwidth !227
  store i16 0, i16* %dec_del_dhx_addr, align 2, !bitwidth !369
  store i3 %add_ln427, i3* %i, align 1, !bitwidth !369, !dep_idx !532, !deps !533
  br label %for.inc, !llvm.loop !517, !bitwidth !369

for.inc18:                                        ; preds = %for.inc18.split, %for.inc18.preheader
  %i_6 = load i3, i3* %i_2, align 1, !bitwidth !379, !dep_idx !536, !deps !537
  %icmp_ln436 = icmp eq i3 %i_6, -2, !bitwidth !367
  %add_ln436 = add nuw i3 %i_6, 1, !bitwidth !379
  br i1 %icmp_ln436, label %for.inc26.preheader, label %for.inc18.split, !llvm.loop !540, !bitwidth !369

for.inc26.preheader:                              ; preds = %for.inc18
  %i_3 = alloca i5, align 1, !bitwidth !547
  store i5 0, i5* %i_3, align 1, !bitwidth !369, !dep_idx !548, !deps !549
  br label %for.inc26, !bitwidth !369

for.inc18.split:                                  ; preds = %for.inc18
  %zext_ln436 = zext i3 %i_6 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([13 x i8]* @empty_9)
  %delay_bpl_addr = getelementptr inbounds [6 x i32], [6 x i32]* @delay_bpl, i64 0, i64 %zext_ln436, !bitwidth !225
  store i32 0, i32* %delay_bpl_addr, align 4, !bitwidth !369
  %delay_bph_addr = getelementptr inbounds [6 x i32], [6 x i32]* @delay_bph, i64 0, i64 %zext_ln436, !bitwidth !225
  store i32 0, i32* %delay_bph_addr, align 4, !bitwidth !369
  %dec_del_bpl_addr = getelementptr inbounds [6 x i32], [6 x i32]* @dec_del_bpl, i64 0, i64 %zext_ln436, !bitwidth !225
  store i32 0, i32* %dec_del_bpl_addr, align 4, !bitwidth !369
  %dec_del_bph_addr = getelementptr inbounds [6 x i32], [6 x i32]* @dec_del_bph, i64 0, i64 %zext_ln436, !bitwidth !225
  store i32 0, i32* %dec_del_bph_addr, align 4, !bitwidth !369
  store i3 %add_ln436, i3* %i_2, align 1, !bitwidth !369, !dep_idx !552, !deps !553
  br label %for.inc18, !llvm.loop !540, !bitwidth !369

for.inc26:                                        ; preds = %for.inc26.split, %for.inc26.preheader
  %i_7 = load i5, i5* %i_3, align 1, !bitwidth !507, !dep_idx !556, !deps !557
  %icmp_ln445 = icmp eq i5 %i_7, -8, !bitwidth !367
  %add_ln445 = add nuw i5 %i_7, 1, !bitwidth !507
  br i1 %icmp_ln445, label %for.inc36.preheader, label %for.inc26.split, !llvm.loop !560, !bitwidth !369

for.inc36.preheader:                              ; preds = %for.inc26
  %i_4 = alloca i4, align 1, !bitwidth !567
  store i4 0, i4* %i_4, align 1, !bitwidth !369, !dep_idx !568, !deps !569
  br label %for.inc36, !bitwidth !369

for.inc26.split:                                  ; preds = %for.inc26
  %zext_ln445 = zext i5 %i_7 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([13 x i8]* @empty_15)
  %tqmf_addr = getelementptr inbounds [24 x i32], [24 x i32]* @tqmf, i64 0, i64 %zext_ln445, !bitwidth !225
  store i32 0, i32* %tqmf_addr, align 4, !bitwidth !369
  store i5 %add_ln445, i5* %i_3, align 1, !bitwidth !369, !dep_idx !572, !deps !573
  br label %for.inc26, !llvm.loop !560, !bitwidth !369

for.inc36:                                        ; preds = %for.inc36.split, %for.inc36.preheader
  %i_8 = load i4, i4* %i_4, align 1, !bitwidth !99, !dep_idx !576, !deps !577
  %icmp_ln451 = icmp eq i4 %i_8, -5, !bitwidth !367
  %add_ln451 = add nuw i4 %i_8, 1, !bitwidth !99
  br i1 %icmp_ln451, label %for.end38, label %for.inc36.split, !llvm.loop !580, !bitwidth !369

for.inc36.split:                                  ; preds = %for.inc36
  %zext_ln451 = zext i4 %i_8 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([13 x i8]* @empty_6)
  %accumc_addr = getelementptr inbounds [11 x i32], [11 x i32]* @accumc, i64 0, i64 %zext_ln451, !bitwidth !225
  store i32 0, i32* %accumc_addr, align 4, !bitwidth !369
  %accumd_addr = getelementptr inbounds [11 x i32], [11 x i32]* @accumd, i64 0, i64 %zext_ln451, !bitwidth !225
  store i32 0, i32* %accumd_addr, align 4, !bitwidth !369
  store i4 %add_ln451, i4* %i_4, align 1, !bitwidth !369, !dep_idx !587, !deps !588
  br label %for.inc36, !llvm.loop !580, !bitwidth !369

for.end38:                                        ; preds = %for.inc36
  ret void, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i6 @quantl(i32 %el, i15 %detl) #1 {
entry:
  %mil = alloca i5, align 1, !bitwidth !547
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %detl_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %detl) #5, !bitwidth !60
  %el_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %el) #5, !bitwidth !62
  %wd = call fastcc i32 @abs(i32 %el_read), !bitwidth !62
  %zext_ln493 = zext i15 %detl_read to i30, !bitwidth !591
  store i5 0, i5* %mil, align 1, !bitwidth !369, !dep_idx !592, !deps !593
  br label %for.body, !bitwidth !369

for.body:                                         ; preds = %for.inc, %entry
  %mil_1 = load i5, i5* %mil, align 1, !bitwidth !507, !dep_idx !596, !deps !597
  %icmp_ln493 = icmp eq i5 %mil_1, -2, !bitwidth !367
  %add_ln493 = add nuw i5 %mil_1, 1, !bitwidth !507
  br i1 %icmp_ln493, label %for.end_ifconv, label %for.body.split, !llvm.loop !600, !bitwidth !369

for.body.split:                                   ; preds = %for.body
  %zext_ln493_1 = zext i5 %mil_1 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_11)
  %decis_levl_addr = getelementptr inbounds [30 x i15], [30 x i15]* @decis_levl, i64 0, i64 %zext_ln493_1, !bitwidth !193
  %decis_levl_load = load i15, i15* %decis_levl_addr, align 2, !bitwidth !60
  %zext_ln495 = zext i15 %decis_levl_load to i30, !bitwidth !591
  %mul_ln495 = mul i30 %zext_ln495, %zext_ln493, !bitwidth !611
  %decis = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %mul_ln495, i32 15, i32 29), !bitwidth !60
  %zext_ln486 = zext i15 %decis to i32, !bitwidth !612
  %icmp_ln496 = icmp slt i32 %zext_ln486, %wd, !bitwidth !367
  br i1 %icmp_ln496, label %for.inc, label %for.end_ifconv, !bitwidth !369

for.inc:                                          ; preds = %for.body.split
  store i5 %add_ln493, i5* %mil, align 1, !bitwidth !369, !dep_idx !613, !deps !614
  br label %for.body, !llvm.loop !600, !bitwidth !369

for.end_ifconv:                                   ; preds = %for.body.split, %for.body
  %mil_02 = phi i5 [ %mil_1, %for.body.split ], [ -2, %for.body ], !bitwidth !507
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %el_read, i32 31), !bitwidth !367
  %zext_ln502 = zext i5 %mil_02 to i64, !bitwidth !408
  %quant26bt_pos_addr = getelementptr inbounds [31 x i6], [31 x i6]* @quant26bt_pos, i64 0, i64 %zext_ln502, !bitwidth !197
  %ril = load i6, i6* %quant26bt_pos_addr, align 1, !bitwidth !202
  %quant26bt_neg_addr = getelementptr inbounds [31 x i6], [31 x i6]* @quant26bt_neg, i64 0, i64 %zext_ln502, !bitwidth !197
  %ril_1 = load i6, i6* %quant26bt_neg_addr, align 1, !bitwidth !202
  %ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril, !bitwidth !202
  ret i6 %ril_2, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i15 @logscl(i6 %il, i15 %nbl) #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %nbl_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %nbl) #5, !bitwidth !60
  %il_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %il) #5, !bitwidth !202
  %zext_ln511 = zext i15 %nbl_read to i23, !bitwidth !617
  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %nbl_read, i7 0), !bitwidth !501
  %zext_ln511_1 = zext i22 %shl_ln to i23, !bitwidth !617
  %sub_ln511 = sub i23 %zext_ln511_1, %zext_ln511, !bitwidth !500
  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %sub_ln511, i32 7, i32 22), !bitwidth !7
  %sext_ln512 = sext i16 %trunc_ln to i17, !bitwidth !499
  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %il_read, i32 2, i32 5), !bitwidth !99
  %zext_ln512 = zext i4 %lshr_ln to i64, !bitwidth !408
  %wl_code_table_addr = getelementptr inbounds [16 x i13], [16 x i13]* @wl_code_table, i64 0, i64 %zext_ln512, !bitwidth !206
  %wl_code_table_load = load i13, i13* %wl_code_table_addr, align 2, !bitwidth !618
  %sext_ln512_1 = sext i13 %wl_code_table_load to i17, !bitwidth !499
  %add_ln512 = add nsw i17 %sext_ln512_1, %sext_ln512, !bitwidth !499
  %sext_ln513 = sext i17 %add_ln512 to i32, !bitwidth !428
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sext_ln513, i32 31), !bitwidth !367
  %select_ln513 = select i1 %tmp, i17 0, i17 %add_ln512, !bitwidth !502
  %trunc_ln515 = trunc i17 %select_ln513 to i15, !bitwidth !60
  %icmp_ln515 = icmp ugt i17 %select_ln513, 18432, !bitwidth !367
  %select_ln515 = select i1 %icmp_ln515, i15 -14336, i15 %trunc_ln515, !bitwidth !60
  ret i15 %select_ln515, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i15 @logsch(i2 %ih, i15 %nbh) #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %nbh_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %nbh) #5, !bitwidth !60
  %ih_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ih) #5, !bitwidth !215
  %zext_ln620 = zext i15 %nbh_read to i23, !bitwidth !617
  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %nbh_read, i7 0), !bitwidth !501
  %zext_ln620_1 = zext i22 %shl_ln to i23, !bitwidth !617
  %sub_ln620 = sub i23 %zext_ln620_1, %zext_ln620, !bitwidth !500
  %wd = call i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %sub_ln620, i32 7, i32 22), !bitwidth !7
  %sext_ln618 = sext i16 %wd to i17, !bitwidth !499
  %tmp = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 798, i11 -214, i11 798, i11 -214, i2 %ih_read), !bitwidth !496
  %sext_ln621 = sext i11 %tmp to i17, !bitwidth !499
  %add_ln621 = add nsw i17 %sext_ln621, %sext_ln618, !bitwidth !499
  %sext_ln622 = sext i17 %add_ln621 to i32, !bitwidth !428
  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sext_ln622, i32 31), !bitwidth !367
  %select_ln622 = select i1 %tmp_4, i17 0, i17 %add_ln621, !bitwidth !502
  %trunc_ln624 = trunc i17 %select_ln622 to i15, !bitwidth !60
  %icmp_ln624 = icmp ugt i17 %select_ln622, 22528, !bitwidth !367
  %select_ln624 = select i1 %icmp_ln624, i15 -10240, i15 %trunc_ln624, !bitwidth !60
  ret i15 %select_ln624, !bitwidth !369
}

; Function Attrs: nounwind readnone
declare i8 @llvm.part.select.i8(i8, i32, i32) #2

; Function Attrs: nounwind readnone
declare i6 @llvm.part.select.i6(i6, i32, i32) #2

; Function Attrs: nounwind readnone
declare i50 @llvm.part.select.i50(i50, i32, i32) #2

; Function Attrs: nounwind readnone
declare i47 @llvm.part.select.i47(i47, i32, i32) #2

; Function Attrs: nounwind readnone
declare i46 @llvm.part.select.i46(i46, i32, i32) #2

; Function Attrs: nounwind readnone
declare i40 @llvm.part.select.i40(i40, i32, i32) #2

; Function Attrs: nounwind readnone
declare i31 @llvm.part.select.i31(i31, i32, i32) #2

; Function Attrs: nounwind readnone
declare i30 @llvm.part.select.i30(i30, i32, i32) #2

; Function Attrs: nounwind readnone
declare i29 @llvm.part.select.i29(i29, i32, i32) #2

; Function Attrs: nounwind readnone
declare i25 @llvm.part.select.i25(i25, i32, i32) #2

; Function Attrs: nounwind readnone
declare i23 @llvm.part.select.i23(i23, i32, i32) #2

; Function Attrs: nounwind readnone
declare i19 @llvm.part.select.i19(i19, i32, i32) #2

; Function Attrs: nounwind readnone
declare i16 @llvm.part.select.i16(i16, i32, i32) #2

; Function Attrs: nounwind readnone
declare i15 @llvm.part.select.i15(i15, i32, i32) #2

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.value(metadata, i64, metadata) #3

; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.declare(metadata, metadata) #3

; Function Attrs: noinline nounwind readonly
define internal fastcc i32 @filtez([6 x i32]* noalias nocapture align 512 %bpl, [6 x i16]* noalias nocapture align 512 %dlt) #4 {
entry:
  %idx = alloca i3, align 1, !bitwidth !368
  %zl_1 = alloca i50, align 8, !bitwidth !619
  %i_02 = alloca i3, align 1, !bitwidth !368
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4)
  %dlt_addr = getelementptr inbounds [6 x i16], [6 x i16]* %dlt, i64 0, i64 0, !bitwidth !227
  %bpl_addr = getelementptr inbounds [6 x i32], [6 x i32]* %bpl, i64 0, i64 0, !bitwidth !225
  %bpl_load = load i32, i32* %bpl_addr, align 512, !bitwidth !62
  %sext_ln461 = sext i32 %bpl_load to i48, !bitwidth !620
  %dlt_load = load i16, i16* %dlt_addr, align 2, !bitwidth !7
  %sext_ln461_1 = sext i16 %dlt_load to i48, !bitwidth !620
  %zl = mul i48 %sext_ln461_1, %sext_ln461, !bitwidth !621
  %sext_ln460 = sext i48 %zl to i50, !bitwidth !622
  store i3 1, i3* %i_02, align 1, !bitwidth !369, !dep_idx !623, !deps !624
  store i50 %sext_ln460, i50* %zl_1, align 8, !bitwidth !369, !dep_idx !627, !deps !628
  store i3 1, i3* %idx, align 1, !bitwidth !369, !dep_idx !632, !deps !633
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %entry
  %i_9 = load i3, i3* %i_02, align 1, !bitwidth !379, !dep_idx !636, !deps !637
  %icmp_ln464 = icmp eq i3 %i_9, -2, !bitwidth !367
  br i1 %icmp_ln464, label %for.end, label %for.inc.split, !llvm.loop !640, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %idx_load = load i3, i3* %idx, align 1, !bitwidth !379, !dep_idx !651, !deps !652
  %zl_1_load = load i50, i50* %zl_1, align 8, !bitwidth !655, !dep_idx !656, !deps !657
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_12)
  %zext_ln460 = zext i3 %idx_load to i64, !bitwidth !408
  %dlt_addr_1 = getelementptr [6 x i16], [6 x i16]* %dlt, i64 0, i64 %zext_ln460, !bitwidth !227
  %bpl_addr_1 = getelementptr [6 x i32], [6 x i32]* %bpl, i64 0, i64 %zext_ln460, !bitwidth !225
  %bpl_load_1 = load i32, i32* %bpl_addr_1, align 4, !bitwidth !62
  %sext_ln466 = sext i32 %bpl_load_1 to i48, !bitwidth !620
  %dlt_load_1 = load i16, i16* %dlt_addr_1, align 2, !bitwidth !7
  %sext_ln466_1 = sext i16 %dlt_load_1 to i48, !bitwidth !620
  %mul_ln466 = mul i48 %sext_ln466_1, %sext_ln466, !bitwidth !621
  %sext_ln466_2 = sext i48 %mul_ln466 to i50, !bitwidth !622
  %zl_2 = add nsw i50 %sext_ln466_2, %zl_1_load, !bitwidth !655
  %i = add nuw i3 %i_9, 1, !bitwidth !379
  %add_ln464 = add i3 %idx_load, 1, !bitwidth !379
  store i3 %i, i3* %i_02, align 1, !bitwidth !369, !dep_idx !660, !deps !661
  store i50 %zl_2, i50* %zl_1, align 8, !bitwidth !369, !dep_idx !664, !deps !665
  store i3 %add_ln464, i3* %idx, align 1, !bitwidth !369, !dep_idx !668, !deps !669
  br label %for.inc, !llvm.loop !640, !bitwidth !369

for.end:                                          ; preds = %for.inc
  %zl_1_load_1 = load i50, i50* %zl_1, align 8, !bitwidth !655, !dep_idx !672, !deps !673
  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %zl_1_load_1, i32 14, i32 45), !bitwidth !62
  ret i32 %trunc_ln, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i32 @filtep(i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2) #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %al2_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %al2) #5, !bitwidth !60
  %rlt2_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %rlt2) #5, !bitwidth !234
  %al1_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %al1) #5, !bitwidth !7
  %rlt1_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %rlt1) #5, !bitwidth !234
  %pl = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %rlt1_read, i1 false), !bitwidth !62
  %sext_ln475 = sext i32 %pl to i47, !bitwidth !675
  %sext_ln477 = sext i16 %al1_read to i47, !bitwidth !675
  %pl_1 = mul i47 %sext_ln477, %sext_ln475, !bitwidth !676
  %pl2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %rlt2_read, i1 false), !bitwidth !62
  %sext_ln475_1 = sext i32 %pl2 to i47, !bitwidth !675
  %sext_ln479 = sext i15 %al2_read to i47, !bitwidth !675
  %mul_ln479 = mul i47 %sext_ln479, %sext_ln475_1, !bitwidth !676
  %pl_2 = add i47 %mul_ln479, %pl_1, !bitwidth !676
  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %pl_2, i32 15, i32 46), !bitwidth !62
  ret i32 %trunc_ln, !bitwidth !369
}

; Function Attrs: noinline nounwind
define internal fastcc i8 @encode(i32 %xin1, i32 %xin2) #0 {
entry:
  %idx = alloca i5, align 1, !bitwidth !547
  %i = alloca i4, align 1, !bitwidth !567
  %xa_1 = alloca i50, align 8, !bitwidth !619
  %xb_1 = alloca i50, align 8, !bitwidth !619
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %xin2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xin2) #5, !bitwidth !62
  %xin1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xin1) #5, !bitwidth !62
  %tqmf_load = load i32, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 0), align 512, !bitwidth !62, !dep_idx !677, !deps !678
  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load, i4 0), !bitwidth !681
  %sext_ln250 = sext i36 %shl_ln to i37, !bitwidth !682
  %shl_ln250_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load, i2 0), !bitwidth !683
  %sext_ln250_1 = sext i34 %shl_ln250_1 to i37, !bitwidth !682
  %xa = sub i37 %sext_ln250, %sext_ln250_1, !bitwidth !682
  %sext_ln244 = sext i37 %xa to i50, !bitwidth !622
  %tqmf_load_1 = load i32, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 1), align 4, !bitwidth !62, !dep_idx !684, !deps !685
  %sext_ln251 = sext i32 %tqmf_load_1 to i39, !bitwidth !687
  %xb = mul i39 %sext_ln251, -44, !bitwidth !688
  %sext_ln244_1 = sext i39 %xb to i50, !bitwidth !622
  store i50 %sext_ln244_1, i50* %xb_1, align 8, !bitwidth !369, !dep_idx !689, !deps !690
  store i50 %sext_ln244, i50* %xa_1, align 8, !bitwidth !369, !dep_idx !694, !deps !695
  store i4 0, i4* %i, align 1, !bitwidth !369, !dep_idx !699, !deps !700
  store i5 0, i5* %idx, align 1, !bitwidth !369, !dep_idx !703, !deps !704
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %entry
  %i_10 = load i4, i4* %i, align 1, !bitwidth !99, !dep_idx !707, !deps !708
  %icmp_ln255 = icmp eq i4 %i_10, -6, !bitwidth !367
  %i_11 = add nuw i4 %i_10, 1, !bitwidth !99
  br i1 %icmp_ln255, label %for.end, label %for.inc.split, !llvm.loop !711, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %idx_load = load i5, i5* %idx, align 1, !bitwidth !507, !dep_idx !720, !deps !721
  %xa_1_load_1 = load i50, i50* %xa_1, align 8, !bitwidth !655, !dep_idx !724, !deps !725
  %xb_1_load_1 = load i50, i50* %xb_1, align 8, !bitwidth !655, !dep_idx !728, !deps !729
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_7)
  %add_ln243 = add nuw i5 %idx_load, 2, !bitwidth !507
  %zext_ln243 = zext i5 %add_ln243 to i64, !bitwidth !408
  %tqmf_ptr = getelementptr [24 x i32], [24 x i32]* @tqmf, i64 0, i64 %zext_ln243, !bitwidth !225
  %h_ptr = getelementptr [24 x i15], [24 x i15]* @h, i64 0, i64 %zext_ln243, !bitwidth !193
  %add_ln257 = add nuw i5 %idx_load, 3, !bitwidth !507
  %zext_ln257 = zext i5 %add_ln257 to i64, !bitwidth !408
  %tqmf_ptr_1 = getelementptr [24 x i32], [24 x i32]* @tqmf, i64 0, i64 %zext_ln257, !bitwidth !225
  %tqmf_ptr_load = load i32, i32* %tqmf_ptr, align 8, !bitwidth !62, !dep_idx !732, !deps !733
  %sext_ln257 = sext i32 %tqmf_ptr_load to i47, !bitwidth !675
  %h_ptr_1 = getelementptr [24 x i15], [24 x i15]* @h, i64 0, i64 %zext_ln257, !bitwidth !193
  %h_ptr_load = load i15, i15* %h_ptr, align 4, !bitwidth !60
  %sext_ln257_1 = sext i15 %h_ptr_load to i47, !bitwidth !675
  %mul_ln257 = mul i47 %sext_ln257_1, %sext_ln257, !bitwidth !676
  %sext_ln257_2 = sext i47 %mul_ln257 to i50, !bitwidth !622
  %xa_3 = add nsw i50 %sext_ln257_2, %xa_1_load_1, !bitwidth !655
  %tqmf_ptr_1_load = load i32, i32* %tqmf_ptr_1, align 4, !bitwidth !62, !dep_idx !734, !deps !733
  %sext_ln258 = sext i32 %tqmf_ptr_1_load to i47, !bitwidth !675
  %h_ptr_1_load = load i15, i15* %h_ptr_1, align 2, !bitwidth !60
  %sext_ln258_1 = sext i15 %h_ptr_1_load to i47, !bitwidth !675
  %mul_ln258 = mul i47 %sext_ln258_1, %sext_ln258, !bitwidth !676
  %sext_ln258_2 = sext i47 %mul_ln258 to i50, !bitwidth !622
  %xb_3 = add nsw i50 %sext_ln258_2, %xb_1_load_1, !bitwidth !655
  store i50 %xb_3, i50* %xb_1, align 8, !bitwidth !369, !dep_idx !735, !deps !736
  store i50 %xa_3, i50* %xa_1, align 8, !bitwidth !369, !dep_idx !739, !deps !740
  store i4 %i_11, i4* %i, align 1, !bitwidth !369, !dep_idx !743, !deps !744
  store i5 %add_ln243, i5* %idx, align 1, !bitwidth !369, !dep_idx !747, !deps !748
  br label %for.inc, !llvm.loop !711, !bitwidth !369

for.end:                                          ; preds = %for.inc
  %idx17 = alloca i6, align 1, !bitwidth !751
  %i_6 = alloca i5, align 1, !bitwidth !547
  %xa_1_load = load i50, i50* %xa_1, align 8, !bitwidth !655, !dep_idx !752, !deps !753
  %xb_1_load = load i50, i50* %xb_1, align 8, !bitwidth !655, !dep_idx !755, !deps !756
  %trunc_ln255 = trunc i50 %xb_1_load to i47, !bitwidth !676
  %trunc_ln255_1 = trunc i50 %xa_1_load to i47, !bitwidth !676
  %tqmf_load_2 = load i32, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 22), align 8, !bitwidth !62, !dep_idx !758, !deps !759
  %tqmf_load_3 = load i32, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 23), align 4, !bitwidth !62, !dep_idx !760, !deps !759
  store i5 0, i5* %i_6, align 1, !bitwidth !369, !dep_idx !761, !deps !762
  store i6 0, i6* %idx17, align 1, !bitwidth !369, !dep_idx !765, !deps !766
  br label %for.inc35, !bitwidth !369

for.inc35:                                        ; preds = %for.inc35.split, %for.end
  %i_12 = load i5, i5* %i_6, align 1, !bitwidth !507, !dep_idx !769, !deps !770
  %icmp_ln269 = icmp eq i5 %i_12, -10, !bitwidth !367
  %i_13 = add nuw i5 %i_12, 1, !bitwidth !507
  br i1 %icmp_ln269, label %for.end37, label %for.inc35.split, !llvm.loop !773, !bitwidth !369

for.inc35.split:                                  ; preds = %for.inc35
  %idx17_load = load i6, i6* %idx17, align 1, !bitwidth !202, !dep_idx !780, !deps !781
  %trunc_ln269 = trunc i6 %idx17_load to i5, !bitwidth !507
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 22, i64 22, i64 22), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_8)
  %add_ln243_1 = add i5 %trunc_ln269, -11, !bitwidth !507
  %zext_ln243_1 = zext i5 %add_ln243_1 to i64, !bitwidth !408
  %tqmf_ptr1 = getelementptr [24 x i32], [24 x i32]* @tqmf, i64 0, i64 %zext_ln243_1, !bitwidth !225
  %add_ln243_2 = add i5 %trunc_ln269, -9, !bitwidth !507
  %zext_ln243_2 = zext i5 %add_ln243_2 to i64, !bitwidth !408
  %tqmf_ptr_2 = getelementptr [24 x i32], [24 x i32]* @tqmf, i64 0, i64 %zext_ln243_2, !bitwidth !225
  %tqmf_ptr1_load = load i32, i32* %tqmf_ptr1, align 4, !bitwidth !62, !dep_idx !784, !deps !785
  store i32 %tqmf_ptr1_load, i32* %tqmf_ptr_2, align 4, !bitwidth !369, !dep_idx !788, !deps !789
  %add_ln269 = add nsw i6 %idx17_load, -1, !bitwidth !202
  store i5 %i_13, i5* %i_6, align 1, !bitwidth !369, !dep_idx !800, !deps !801
  store i6 %add_ln269, i6* %idx17, align 1, !bitwidth !369, !dep_idx !804, !deps !805
  br label %for.inc35, !llvm.loop !773, !bitwidth !369

for.end37:                                        ; preds = %for.inc35
  %sext_ln263 = sext i32 %tqmf_load_2 to i39, !bitwidth !687
  %mul_ln262 = mul i39 %sext_ln263, -44, !bitwidth !688
  %sext_ln263_1 = sext i39 %mul_ln262 to i47, !bitwidth !675
  %shl_ln2 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load_3, i4 0), !bitwidth !681
  %sext_ln263_2 = sext i36 %shl_ln2 to i37, !bitwidth !682
  %shl_ln263_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load_3, i2 0), !bitwidth !683
  %sext_ln263_3 = sext i34 %shl_ln263_1 to i37, !bitwidth !682
  %sub_ln263 = sub i37 %sext_ln263_2, %sext_ln263_3, !bitwidth !682
  %sext_ln262 = sext i37 %sub_ln263 to i47, !bitwidth !675
  %xa_4 = add i47 %sext_ln263_1, %trunc_ln255_1, !bitwidth !676
  %xb_4 = add i47 %sext_ln262, %trunc_ln255, !bitwidth !676
  store i32 %xin1_read, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 1), align 4, !bitwidth !369, !dep_idx !808, !deps !809
  store i32 %xin2_read, i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 0), align 512, !bitwidth !369, !dep_idx !812, !deps !813
  %add_ln278 = add i47 %xb_4, %xa_4, !bitwidth !676
  %trunc_ln8 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %add_ln278, i32 15, i32 46), !bitwidth !62
  %sub_ln279 = sub i47 %xa_4, %xb_4, !bitwidth !676
  %trunc_ln9 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %sub_ln279, i32 15, i32 46), !bitwidth !62
  %tmp = call fastcc i32 @filtez([6 x i32]* @delay_bpl, [6 x i16]* @delay_dltx), !bitwidth !62, !dep_idx !814, !deps !815
  %rlt1_load = load i31, i31* @rlt1, align 4, !bitwidth !234, !dep_idx !818, !deps !819
  %al1_load = load i16, i16* @al1, align 2, !bitwidth !7, !dep_idx !821, !deps !822
  %rlt2_load = load i31, i31* @rlt2, align 4, !bitwidth !234, !dep_idx !824, !deps !825
  %al2_load = load i15, i15* @al2, align 2, !bitwidth !60, !dep_idx !827, !deps !828
  %tmp_1 = call fastcc i32 @filtep(i31 %rlt1_load, i16 %al1_load, i31 %rlt2_load, i15 %al2_load), !bitwidth !62
  %add_ln284 = add nsw i32 %tmp_1, %tmp, !bitwidth !62
  %trunc_ln285 = trunc i32 %add_ln284 to i31, !bitwidth !234
  %sub_ln285 = sub nsw i32 %trunc_ln8, %add_ln284, !bitwidth !62
  %detl_load = load i15, i15* @detl, align 2, !bitwidth !60, !dep_idx !830, !deps !831
  %tmp_2 = call fastcc i6 @quantl(i32 %sub_ln285, i15 %detl_load), !bitwidth !202
  store i6 %tmp_2, i6* @il, align 1, !bitwidth !369
  %zext_ln287 = zext i15 %detl_load to i31, !bitwidth !833
  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %tmp_2, i32 2, i32 5), !bitwidth !99
  %zext_ln287_1 = zext i4 %lshr_ln to i64, !bitwidth !408
  %qq4_code4_table_addr = getelementptr inbounds [16 x i16], [16 x i16]* @qq4_code4_table, i64 0, i64 %zext_ln287_1, !bitwidth !227
  %qq4_code4_table_load = load i16, i16* %qq4_code4_table_addr, align 2, !bitwidth !7
  %sext_ln287 = sext i16 %qq4_code4_table_load to i31, !bitwidth !834
  %mul_ln287 = mul i31 %sext_ln287, %zext_ln287, !bitwidth !234
  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %mul_ln287, i32 15, i32 30), !bitwidth !7
  %sext_ln287_1 = sext i16 %trunc_ln to i32, !bitwidth !428
  %sext_ln288 = sext i16 %trunc_ln to i31, !bitwidth !834
  %nbl_load = load i15, i15* @nbl, align 2, !bitwidth !60, !dep_idx !835, !deps !836
  %tmp_3 = call fastcc i15 @logscl(i6 %tmp_2, i15 %nbl_load), !bitwidth !60
  store i15 %tmp_3, i15* @nbl, align 2, !bitwidth !369, !dep_idx !838, !deps !839
  %tmp_4 = call fastcc i15 @scalel(i15 %tmp_3, i4 -8), !bitwidth !60
  store i15 %tmp_4, i15* @detl, align 2, !bitwidth !369, !dep_idx !841, !deps !842
  %add_ln290 = add nsw i32 %sext_ln287_1, %tmp, !bitwidth !62
  call fastcc void @upzero(i16 %trunc_ln, [6 x i16]* @delay_dltx, [6 x i32]* @delay_bpl), !bitwidth !369, !dep_idx !844, !deps !845
  %plt1_load = load i32, i32* @plt1, align 512, !bitwidth !62, !dep_idx !847, !deps !848
  %plt2_load = load i32, i32* @plt2, align 512, !bitwidth !62, !dep_idx !850, !deps !851
  %tmp_5 = call fastcc i15 @uppol2(i16 %al1_load, i15 %al2_load, i32 %add_ln290, i32 %plt1_load, i32 %plt2_load), !bitwidth !60
  store i15 %tmp_5, i15* @al2, align 2, !bitwidth !369, !dep_idx !853, !deps !854
  %tmp_6 = call fastcc i16 @uppol1(i16 %al1_load, i15 %tmp_5, i32 %add_ln290, i32 %plt1_load), !bitwidth !7
  store i16 %tmp_6, i16* @al1, align 2, !bitwidth !369, !dep_idx !856, !deps !857
  %add_ln294 = add i31 %sext_ln288, %trunc_ln285, !bitwidth !234
  store i31 %rlt1_load, i31* @rlt2, align 4, !bitwidth !369, !dep_idx !859, !deps !860
  store i31 %add_ln294, i31* @rlt1, align 4, !bitwidth !369, !dep_idx !862, !deps !863
  store i32 %plt1_load, i32* @plt2, align 512, !bitwidth !369, !dep_idx !865, !deps !866
  store i32 %add_ln290, i32* @plt1, align 512, !bitwidth !369, !dep_idx !868, !deps !869
  %tmp_7 = call fastcc i32 @filtez([6 x i32]* @delay_bph, [6 x i16]* @delay_dhx), !bitwidth !62, !dep_idx !871, !deps !872
  %rh1_load = load i31, i31* @rh1, align 4, !bitwidth !234, !dep_idx !874, !deps !875
  %ah1_load = load i16, i16* @ah1, align 2, !bitwidth !7, !dep_idx !877, !deps !878
  %rh2_load = load i31, i31* @rh2, align 4, !bitwidth !234, !dep_idx !880, !deps !881
  %ah2_load = load i15, i15* @ah2, align 2, !bitwidth !60, !dep_idx !883, !deps !884
  %tmp_8 = call fastcc i32 @filtep(i31 %rh1_load, i16 %ah1_load, i31 %rh2_load, i15 %ah2_load), !bitwidth !62
  %add_ln303 = add nsw i32 %tmp_8, %tmp_7, !bitwidth !62
  %trunc_ln304 = trunc i32 %add_ln303 to i31, !bitwidth !234
  %sub_ln304 = sub nsw i32 %trunc_ln9, %add_ln303, !bitwidth !62
  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln304, i32 31), !bitwidth !367
  %select_ln305 = select i1 %tmp_14, i2 -2, i2 0, !bitwidth !215
  %deth_load = load i15, i15* @deth, align 2, !bitwidth !60, !dep_idx !886, !deps !887
  %zext_ln310 = zext i15 %deth_load to i29, !bitwidth !889
  %zext_ln310_1 = zext i15 %deth_load to i25, !bitwidth !890
  %mul_ln310 = mul i25 %zext_ln310_1, 564, !bitwidth !891
  %decis = call i13 @_ssdm_op_PartSelect.i13.i25.i32.i32(i25 %mul_ln310, i32 12, i32 24), !bitwidth !618
  %zext_ln310_2 = zext i13 %decis to i32, !bitwidth !612
  %tmp_9 = call fastcc i32 @abs(i32 %sub_ln304), !bitwidth !62
  %icmp_ln311 = icmp sgt i32 %tmp_9, %zext_ln310_2, !bitwidth !367
  %select_ln311 = select i1 %icmp_ln311, i2 -2, i2 -1, !bitwidth !215
  %add_ln314 = add i2 %select_ln311, %select_ln305, !bitwidth !215
  %tmp_13 = call i14 @_ssdm_op_Mux.ap_auto.4i14.i2(i14 -7408, i14 -1616, i14 7408, i14 1616, i2 %add_ln314), !bitwidth !892
  %sext_ln314 = sext i14 %tmp_13 to i29, !bitwidth !893
  %mul_ln314 = mul i29 %sext_ln314, %zext_ln310, !bitwidth !894
  %trunc_ln1 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %mul_ln314, i32 15, i32 28), !bitwidth !892
  %sext_ln314_1 = sext i14 %trunc_ln1 to i32, !bitwidth !428
  %sext_ln315_1 = sext i14 %trunc_ln1 to i16, !bitwidth !503
  %sext_ln315 = sext i14 %trunc_ln1 to i31, !bitwidth !834
  %nbh_load = load i15, i15* @nbh, align 2, !bitwidth !60, !dep_idx !895, !deps !896
  %tmp_s = call fastcc i15 @logsch(i2 %add_ln314, i15 %nbh_load), !bitwidth !60
  store i15 %tmp_s, i15* @nbh, align 2, !bitwidth !369, !dep_idx !898, !deps !899
  %tmp_10 = call fastcc i15 @scalel(i15 %tmp_s, i4 -6), !bitwidth !60
  store i15 %tmp_10, i15* @deth, align 2, !bitwidth !369, !dep_idx !901, !deps !902
  %add_ln317 = add nsw i32 %sext_ln314_1, %tmp_7, !bitwidth !62
  call fastcc void @upzero(i16 %sext_ln315_1, [6 x i16]* @delay_dhx, [6 x i32]* @delay_bph), !bitwidth !369, !dep_idx !904, !deps !905
  %ph1_load = load i32, i32* @ph1, align 512, !bitwidth !62, !dep_idx !907, !deps !908
  %ph2_load = load i32, i32* @ph2, align 512, !bitwidth !62, !dep_idx !910, !deps !911
  %tmp_11 = call fastcc i15 @uppol2(i16 %ah1_load, i15 %ah2_load, i32 %add_ln317, i32 %ph1_load, i32 %ph2_load), !bitwidth !60
  store i15 %tmp_11, i15* @ah2, align 2, !bitwidth !369, !dep_idx !913, !deps !914
  %tmp_12 = call fastcc i16 @uppol1(i16 %ah1_load, i15 %tmp_11, i32 %add_ln317, i32 %ph1_load), !bitwidth !7
  store i16 %tmp_12, i16* @ah1, align 2, !bitwidth !369, !dep_idx !916, !deps !917
  %add_ln321 = add i31 %sext_ln315, %trunc_ln304, !bitwidth !234
  store i31 %rh1_load, i31* @rh2, align 4, !bitwidth !369, !dep_idx !919, !deps !920
  store i31 %add_ln321, i31* @rh1, align 4, !bitwidth !369, !dep_idx !922, !deps !923
  store i32 %ph1_load, i32* @ph2, align 512, !bitwidth !369, !dep_idx !925, !deps !926
  store i32 %add_ln317, i32* @ph1, align 512, !bitwidth !369, !dep_idx !928, !deps !929
  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %add_ln314, i6 %tmp_2), !bitwidth !314
  ret i8 %or_ln, !bitwidth !369
}

; Function Attrs: noinline nounwind
define internal fastcc void @decode(i8 %input) #0 {
entry:
  %idx = alloca i5, align 1, !bitwidth !547
  %xa2_2 = alloca i50, align 8, !bitwidth !619
  %xa1_2 = alloca i50, align 8, !bitwidth !619
  %i = alloca i4, align 1, !bitwidth !567
  %input_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input) #5, !bitwidth !314
  %trunc_ln23 = trunc i8 %input_read to i6, !bitwidth !202
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %input_read, i32 6, i32 7), !bitwidth !215
  %tmp = call fastcc i32 @filtez([6 x i32]* @dec_del_bpl, [6 x i16]* @dec_del_dltx), !bitwidth !62, !dep_idx !931, !deps !932
  %dec_rlt1_load = load i31, i31* @dec_rlt1, align 4, !bitwidth !234, !dep_idx !934, !deps !935
  %dec_al1_load = load i16, i16* @dec_al1, align 2, !bitwidth !7, !dep_idx !937, !deps !938
  %dec_rlt2_load = load i31, i31* @dec_rlt2, align 4, !bitwidth !234, !dep_idx !940, !deps !941
  %dec_al2_load = load i15, i15* @dec_al2, align 2, !bitwidth !60, !dep_idx !943, !deps !944
  %tmp_s = call fastcc i32 @filtep(i31 %dec_rlt1_load, i16 %dec_al1_load, i31 %dec_rlt2_load, i15 %dec_al2_load), !bitwidth !62
  %add_ln344 = add nsw i32 %tmp_s, %tmp, !bitwidth !62
  %trunc_ln345 = trunc i32 %add_ln344 to i31, !bitwidth !234
  %dec_detl_load = load i15, i15* @dec_detl, align 2, !bitwidth !60, !dep_idx !946, !deps !947
  %zext_ln345_1 = zext i15 %dec_detl_load to i31, !bitwidth !833
  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %input_read, i32 2, i32 5), !bitwidth !99
  %zext_ln345 = zext i4 %lshr_ln to i64, !bitwidth !408
  %qq4_code4_table_addr = getelementptr inbounds [16 x i16], [16 x i16]* @qq4_code4_table, i64 0, i64 %zext_ln345, !bitwidth !227
  %qq4_code4_table_load = load i16, i16* %qq4_code4_table_addr, align 2, !bitwidth !7
  %sext_ln345 = sext i16 %qq4_code4_table_load to i31, !bitwidth !834
  %mul_ln345 = mul i31 %sext_ln345, %zext_ln345_1, !bitwidth !234
  %trunc_ln345_1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %mul_ln345, i32 15, i32 30), !bitwidth !7
  %sext_ln345_1 = sext i16 %trunc_ln345_1 to i32, !bitwidth !428
  %sext_ln346_1 = sext i16 %trunc_ln345_1 to i31, !bitwidth !834
  %il_load = load i6, i6* @il, align 1, !bitwidth !202
  %zext_ln346 = zext i6 %il_load to i64, !bitwidth !408
  %qq6_code6_table_addr = getelementptr inbounds [64 x i16], [64 x i16]* @qq6_code6_table, i64 0, i64 %zext_ln346, !bitwidth !227
  %qq6_code6_table_load = load i16, i16* %qq6_code6_table_addr, align 2, !bitwidth !7
  %sext_ln346 = sext i16 %qq6_code6_table_load to i31, !bitwidth !834
  %mul_ln346 = mul i31 %sext_ln346, %zext_ln345_1, !bitwidth !234
  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %mul_ln346, i32 15, i32 30), !bitwidth !7
  %sext_ln346_2 = sext i16 %trunc_ln2 to i32, !bitwidth !428
  %add_ln347 = add nsw i32 %sext_ln346_2, %add_ln344, !bitwidth !62
  %dec_nbl_load = load i15, i15* @dec_nbl, align 2, !bitwidth !60, !dep_idx !949, !deps !950
  %tmp_13 = call fastcc i15 @logscl(i6 %trunc_ln23, i15 %dec_nbl_load), !bitwidth !60
  store i15 %tmp_13, i15* @dec_nbl, align 2, !bitwidth !369, !dep_idx !952, !deps !953
  %tmp_14 = call fastcc i15 @scalel(i15 %tmp_13, i4 -8), !bitwidth !60
  store i15 %tmp_14, i15* @dec_detl, align 2, !bitwidth !369, !dep_idx !955, !deps !956
  %add_ln350 = add nsw i32 %sext_ln345_1, %tmp, !bitwidth !62
  call fastcc void @upzero(i16 %trunc_ln345_1, [6 x i16]* @dec_del_dltx, [6 x i32]* @dec_del_bpl), !bitwidth !369, !dep_idx !958, !deps !959
  %dec_plt1_load = load i32, i32* @dec_plt1, align 512, !bitwidth !62, !dep_idx !961, !deps !962
  %dec_plt2_load = load i32, i32* @dec_plt2, align 512, !bitwidth !62, !dep_idx !964, !deps !965
  %tmp_15 = call fastcc i15 @uppol2(i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load), !bitwidth !60
  store i15 %tmp_15, i15* @dec_al2, align 2, !bitwidth !369, !dep_idx !967, !deps !968
  %tmp_16 = call fastcc i16 @uppol1(i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load), !bitwidth !7
  store i16 %tmp_16, i16* @dec_al1, align 2, !bitwidth !369, !dep_idx !970, !deps !971
  %add_ln354 = add i31 %sext_ln346_1, %trunc_ln345, !bitwidth !234
  store i31 %dec_rlt1_load, i31* @dec_rlt2, align 4, !bitwidth !369, !dep_idx !973, !deps !974
  store i31 %add_ln354, i31* @dec_rlt1, align 4, !bitwidth !369, !dep_idx !976, !deps !977
  store i32 %dec_plt1_load, i32* @dec_plt2, align 512, !bitwidth !369, !dep_idx !979, !deps !980
  store i32 %add_ln350, i32* @dec_plt1, align 512, !bitwidth !369, !dep_idx !982, !deps !983
  %tmp_17 = call fastcc i32 @filtez([6 x i32]* @dec_del_bph, [6 x i16]* @dec_del_dhx), !bitwidth !62, !dep_idx !985, !deps !986
  %dec_rh1_load = load i31, i31* @dec_rh1, align 4, !bitwidth !234, !dep_idx !988, !deps !989
  %dec_ah1_load = load i16, i16* @dec_ah1, align 2, !bitwidth !7, !dep_idx !991, !deps !992
  %dec_rh2_load = load i31, i31* @dec_rh2, align 4, !bitwidth !234, !dep_idx !994, !deps !995
  %dec_ah2_load = load i15, i15* @dec_ah2, align 2, !bitwidth !60, !dep_idx !997, !deps !998
  %tmp_18 = call fastcc i32 @filtep(i31 %dec_rh1_load, i16 %dec_ah1_load, i31 %dec_rh2_load, i15 %dec_ah2_load), !bitwidth !62
  %dec_deth_load = load i15, i15* @dec_deth, align 2, !bitwidth !60, !dep_idx !1000, !deps !1001
  %zext_ln364 = zext i15 %dec_deth_load to i29, !bitwidth !889
  %tmp_23 = call i14 @_ssdm_op_Mux.ap_auto.4i14.i2(i14 -7408, i14 -1616, i14 7408, i14 1616, i2 %trunc_ln), !bitwidth !892
  %sext_ln364 = sext i14 %tmp_23 to i29, !bitwidth !893
  %mul_ln364 = mul i29 %sext_ln364, %zext_ln364, !bitwidth !894
  %trunc_ln364_1 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %mul_ln364, i32 15, i32 28), !bitwidth !892
  %sext_ln364_1 = sext i14 %trunc_ln364_1 to i32, !bitwidth !428
  %sext_ln365 = sext i14 %trunc_ln364_1 to i16, !bitwidth !503
  %dec_nbh_load = load i15, i15* @dec_nbh, align 2, !bitwidth !60, !dep_idx !1003, !deps !1004
  %tmp_19 = call fastcc i15 @logsch(i2 %trunc_ln, i15 %dec_nbh_load), !bitwidth !60
  store i15 %tmp_19, i15* @dec_nbh, align 2, !bitwidth !369, !dep_idx !1006, !deps !1007
  %tmp_20 = call fastcc i15 @scalel(i15 %tmp_19, i4 -6), !bitwidth !60
  store i15 %tmp_20, i15* @dec_deth, align 2, !bitwidth !369, !dep_idx !1009, !deps !1010
  %add_ln367 = add nsw i32 %sext_ln364_1, %tmp_17, !bitwidth !62
  call fastcc void @upzero(i16 %sext_ln365, [6 x i16]* @dec_del_dhx, [6 x i32]* @dec_del_bph), !bitwidth !369, !dep_idx !1012, !deps !1013
  %dec_ph1_load = load i32, i32* @dec_ph1, align 512, !bitwidth !62, !dep_idx !1015, !deps !1016
  %dec_ph2_load = load i32, i32* @dec_ph2, align 512, !bitwidth !62, !dep_idx !1018, !deps !1019
  %tmp_21 = call fastcc i15 @uppol2(i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load), !bitwidth !60
  store i15 %tmp_21, i15* @dec_ah2, align 2, !bitwidth !369, !dep_idx !1021, !deps !1022
  %tmp_22 = call fastcc i16 @uppol1(i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load), !bitwidth !7
  store i16 %tmp_22, i16* @dec_ah1, align 2, !bitwidth !369, !dep_idx !1024, !deps !1025
  %add_ln371 = add nsw i32 %add_ln367, %tmp_18, !bitwidth !62
  %trunc_ln372 = trunc i32 %add_ln371 to i31, !bitwidth !234
  store i31 %dec_rh1_load, i31* @dec_rh2, align 4, !bitwidth !369, !dep_idx !1027, !deps !1028
  store i31 %trunc_ln372, i31* @dec_rh1, align 4, !bitwidth !369, !dep_idx !1030, !deps !1031
  store i32 %dec_ph1_load, i32* @dec_ph2, align 512, !bitwidth !369, !dep_idx !1033, !deps !1034
  store i32 %add_ln367, i32* @dec_ph1, align 512, !bitwidth !369, !dep_idx !1036, !deps !1037
  %sub_ln378 = sub nsw i32 %add_ln347, %add_ln371, !bitwidth !62
  %add_ln379 = add nsw i32 %add_ln371, %add_ln347, !bitwidth !62
  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %sub_ln378, i4 0), !bitwidth !681
  %sext_ln385 = sext i36 %shl_ln to i37, !bitwidth !682
  %shl_ln385_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sub_ln378, i2 0), !bitwidth !683
  %sext_ln385_1 = sext i34 %shl_ln385_1 to i37, !bitwidth !682
  %xa1 = sub i37 %sext_ln385, %sext_ln385_1, !bitwidth !682
  %sext_ln333 = sext i37 %xa1 to i50, !bitwidth !622
  %sext_ln386 = sext i32 %add_ln379 to i39, !bitwidth !687
  %xa2 = mul i39 %sext_ln386, -44, !bitwidth !688
  %sext_ln333_1 = sext i39 %xa2 to i50, !bitwidth !622
  store i4 0, i4* %i, align 1, !bitwidth !369, !dep_idx !1039, !deps !1040
  store i50 %sext_ln333, i50* %xa1_2, align 8, !bitwidth !369, !dep_idx !1043, !deps !1044
  store i50 %sext_ln333_1, i50* %xa2_2, align 8, !bitwidth !369, !dep_idx !1048, !deps !1049
  store i5 0, i5* %idx, align 1, !bitwidth !369, !dep_idx !1053, !deps !1054
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %entry
  %i_14 = load i4, i4* %i, align 1, !bitwidth !99, !dep_idx !1057, !deps !1058
  %icmp_ln389 = icmp eq i4 %i_14, -6, !bitwidth !367
  %i_15 = add nuw i4 %i_14, 1, !bitwidth !99
  br i1 %icmp_ln389, label %for.end, label %for.inc.split, !llvm.loop !1061, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %idx_load = load i5, i5* %idx, align 1, !bitwidth !507, !dep_idx !1072, !deps !1073
  %xa2_2_load_1 = load i50, i50* %xa2_2, align 8, !bitwidth !655, !dep_idx !1076, !deps !1077
  %xa1_2_load_1 = load i50, i50* %xa1_2, align 8, !bitwidth !655, !dep_idx !1080, !deps !1081
  %zext_ln389 = zext i4 %i_14 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_2)
  %ad_ptr = getelementptr [11 x i32], [11 x i32]* @accumd, i64 0, i64 %zext_ln389, !bitwidth !225
  %ac_ptr = getelementptr [11 x i32], [11 x i32]* @accumc, i64 0, i64 %zext_ln389, !bitwidth !225
  %add_ln335 = add nuw i5 %idx_load, 2, !bitwidth !507
  %zext_ln335 = zext i5 %add_ln335 to i64, !bitwidth !408
  %h_ptr = getelementptr [24 x i15], [24 x i15]* @h, i64 0, i64 %zext_ln335, !bitwidth !193
  %ac_ptr_load = load i32, i32* %ac_ptr, align 4, !bitwidth !62, !dep_idx !1084, !deps !1085
  %sext_ln391 = sext i32 %ac_ptr_load to i47, !bitwidth !675
  %add_ln391 = add nuw i5 %idx_load, 3, !bitwidth !507
  %zext_ln391 = zext i5 %add_ln391 to i64, !bitwidth !408
  %h_ptr_2 = getelementptr [24 x i15], [24 x i15]* @h, i64 0, i64 %zext_ln391, !bitwidth !193
  %h_ptr_load = load i15, i15* %h_ptr, align 4, !bitwidth !60
  %sext_ln391_1 = sext i15 %h_ptr_load to i47, !bitwidth !675
  %mul_ln391 = mul i47 %sext_ln391_1, %sext_ln391, !bitwidth !676
  %sext_ln391_2 = sext i47 %mul_ln391 to i50, !bitwidth !622
  %xa1_5 = add nsw i50 %sext_ln391_2, %xa1_2_load_1, !bitwidth !655
  %ad_ptr_load = load i32, i32* %ad_ptr, align 4, !bitwidth !62, !dep_idx !1088, !deps !1089
  %sext_ln392 = sext i32 %ad_ptr_load to i47, !bitwidth !675
  %h_ptr_2_load = load i15, i15* %h_ptr_2, align 2, !bitwidth !60
  %sext_ln392_1 = sext i15 %h_ptr_2_load to i47, !bitwidth !675
  %mul_ln392 = mul i47 %sext_ln392_1, %sext_ln392, !bitwidth !676
  %sext_ln392_2 = sext i47 %mul_ln392 to i50, !bitwidth !622
  %xa2_5 = add nsw i50 %sext_ln392_2, %xa2_2_load_1, !bitwidth !655
  store i4 %i_15, i4* %i, align 1, !bitwidth !369, !dep_idx !1092, !deps !1093
  store i50 %xa1_5, i50* %xa1_2, align 8, !bitwidth !369, !dep_idx !1096, !deps !1097
  store i50 %xa2_5, i50* %xa2_2, align 8, !bitwidth !369, !dep_idx !1100, !deps !1101
  store i5 %add_ln335, i5* %idx, align 1, !bitwidth !369, !dep_idx !1104, !deps !1105
  br label %for.inc, !llvm.loop !1061, !bitwidth !369

for.end:                                          ; preds = %for.inc
  %idx22 = alloca i5, align 1, !bitwidth !547
  %i_9 = alloca i4, align 1, !bitwidth !567
  %xa2_2_load = load i50, i50* %xa2_2, align 8, !bitwidth !655, !dep_idx !1108, !deps !1109
  %xa1_2_load = load i50, i50* %xa1_2, align 8, !bitwidth !655, !dep_idx !1111, !deps !1112
  %trunc_ln389 = trunc i50 %xa2_2_load to i46, !bitwidth !1114
  %trunc_ln389_1 = trunc i50 %xa1_2_load to i46, !bitwidth !1114
  %accumc_load = load i32, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumc, i64 0, i64 10), align 8, !bitwidth !62, !dep_idx !1115, !deps !1116
  %sext_ln395 = sext i32 %accumc_load to i39, !bitwidth !687
  %mul_ln395 = mul i39 %sext_ln395, -44, !bitwidth !688
  %sext_ln395_1 = sext i39 %mul_ln395 to i46, !bitwidth !1117
  %xa1_4 = add i46 %sext_ln395_1, %trunc_ln389_1, !bitwidth !1114
  %accumd_load = load i32, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumd, i64 0, i64 10), align 8, !bitwidth !62, !dep_idx !1118, !deps !1119
  %shl_ln3 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %accumd_load, i4 0), !bitwidth !681
  %sext_ln396 = sext i36 %shl_ln3 to i37, !bitwidth !682
  %shl_ln396_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %accumd_load, i2 0), !bitwidth !683
  %sext_ln396_1 = sext i34 %shl_ln396_1 to i37, !bitwidth !682
  %sub_ln396 = sub i37 %sext_ln396, %sext_ln396_1, !bitwidth !682
  %sext_ln396_2 = sext i37 %sub_ln396 to i46, !bitwidth !1117
  %xa2_4 = add i46 %sext_ln396_2, %trunc_ln389, !bitwidth !1114
  %trunc_ln3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %xa1_4, i32 14, i32 45), !bitwidth !62
  store i32 %trunc_ln3, i32* @xout1, align 512, !bitwidth !369
  %trunc_ln4 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %xa2_4, i32 14, i32 45), !bitwidth !62
  store i32 %trunc_ln4, i32* @xout2, align 512, !bitwidth !369
  store i4 0, i4* %i_9, align 1, !bitwidth !369, !dep_idx !1120, !deps !1121
  store i5 0, i5* %idx22, align 1, !bitwidth !369, !dep_idx !1124, !deps !1125
  br label %for.inc78, !bitwidth !369

for.inc78:                                        ; preds = %for.inc78.split, %for.end
  %i_16 = load i4, i4* %i_9, align 1, !bitwidth !99, !dep_idx !1128, !deps !1129
  %icmp_ln405 = icmp eq i4 %i_16, -6, !bitwidth !367
  %i_17 = add nuw i4 %i_16, 1, !bitwidth !99
  br i1 %icmp_ln405, label %for.end80, label %for.inc78.split, !llvm.loop !1132, !bitwidth !369

for.inc78.split:                                  ; preds = %for.inc78
  %idx22_load = load i5, i5* %idx22, align 1, !bitwidth !507, !dep_idx !1139, !deps !1140
  %trunc_ln405 = trunc i5 %idx22_load to i4, !bitwidth !99
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([14 x i8]* @empty_3)
  %add_ln335_1 = add i4 %trunc_ln405, -6, !bitwidth !99
  %zext_ln335_1 = zext i4 %add_ln335_1 to i64, !bitwidth !408
  %ad_ptr_1 = getelementptr [11 x i32], [11 x i32]* @accumd, i64 0, i64 %zext_ln335_1, !bitwidth !225
  %add_ln335_2 = add i4 %trunc_ln405, -7, !bitwidth !99
  %zext_ln335_2 = zext i4 %add_ln335_2 to i64, !bitwidth !408
  %ac_ptr1 = getelementptr [11 x i32], [11 x i32]* @accumc, i64 0, i64 %zext_ln335_2, !bitwidth !225
  %ac_ptr_1 = getelementptr [11 x i32], [11 x i32]* @accumc, i64 0, i64 %zext_ln335_1, !bitwidth !225
  %ad_ptr1 = getelementptr [11 x i32], [11 x i32]* @accumd, i64 0, i64 %zext_ln335_2, !bitwidth !225
  %ac_ptr1_load = load i32, i32* %ac_ptr1, align 4, !bitwidth !62, !dep_idx !1143, !deps !1144
  store i32 %ac_ptr1_load, i32* %ac_ptr_1, align 4, !bitwidth !369, !dep_idx !1147, !deps !1148
  %ad_ptr1_load = load i32, i32* %ad_ptr1, align 4, !bitwidth !62, !dep_idx !1154, !deps !1155
  store i32 %ad_ptr1_load, i32* %ad_ptr_1, align 4, !bitwidth !369, !dep_idx !1157, !deps !1158
  %add_ln405 = add nsw i5 %idx22_load, -1, !bitwidth !507
  store i4 %i_17, i4* %i_9, align 1, !bitwidth !369, !dep_idx !1163, !deps !1164
  store i5 %add_ln405, i5* %idx22, align 1, !bitwidth !369, !dep_idx !1167, !deps !1168
  br label %for.inc78, !llvm.loop !1132, !bitwidth !369

for.end80:                                        ; preds = %for.inc78
  store i32 %sub_ln378, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumc, i64 0, i64 0), align 512, !bitwidth !369, !dep_idx !1171, !deps !1172
  store i32 %add_ln379, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumd, i64 0, i64 0), align 512, !bitwidth !369, !dep_idx !1175, !deps !1176
  ret void, !bitwidth !369
}

; Function Attrs: nounwind
define void @adpcm_main([100 x i32]* noalias %in_data, [50 x i32]* noalias %encoded, [100 x i32]* noalias %decoded) #5 {
entry:
  %i = alloca i6, align 1, !bitwidth !751
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecTopModule([11 x i8]* @empty_14), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecInterface([100 x i32]* %in_data, [10 x i8]* @empty_5, i32 0, i32 0, [1 x i8]* @empty_4, i32 -1, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 -1, i32 0)
  call void (...) @_ssdm_op_SpecBitsMap([100 x i32]* %in_data), !map !1179
  call void (...) @_ssdm_op_SpecInterface([50 x i32]* %encoded, [10 x i8]* @empty_5, i32 0, i32 0, [1 x i8]* @empty_4, i32 -1, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 -1, i32 0)
  call void (...) @_ssdm_op_SpecBitsMap([50 x i32]* %encoded), !map !1179
  call void (...) @_ssdm_op_SpecInterface([100 x i32]* %decoded, [10 x i8]* @empty_5, i32 0, i32 0, [1 x i8]* @empty_4, i32 -1, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @empty_4, [1 x i8]* @empty_4, i32 -1, i32 0)
  call void (...) @_ssdm_op_SpecBitsMap([100 x i32]* %decoded), !map !1179
  call fastcc void @reset(), !bitwidth !369, !dep_idx !1180, !deps !1181
  store i6 0, i6* %i, align 1, !bitwidth !369, !dep_idx !1184, !deps !1185
  br label %for.inc, !bitwidth !369

for.inc:                                          ; preds = %for.inc.split, %entry
  %i_18 = load i6, i6* %i, align 1, !bitwidth !202, !dep_idx !1188, !deps !1189
  %icmp_ln217 = icmp eq i6 %i_18, -14, !bitwidth !367
  %add_ln217 = add nuw i6 %i_18, 1, !bitwidth !202
  br i1 %icmp_ln217, label %for.inc18.preheader, label %for.inc.split, !llvm.loop !1192, !bitwidth !369

for.inc18.preheader:                              ; preds = %for.inc
  %i_11 = alloca i6, align 1, !bitwidth !751
  store i6 0, i6* %i_11, align 1, !bitwidth !369, !dep_idx !1205, !deps !1206
  br label %for.inc18, !bitwidth !369

for.inc.split:                                    ; preds = %for.inc
  %zext_ln217 = zext i6 %i_18 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([19 x i8]* @empty_1)
  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_18, i1 false), !bitwidth !1209
  %zext_ln219 = zext i7 %shl_ln to i64, !bitwidth !408
  %in_data_addr = getelementptr [100 x i32], [100 x i32]* %in_data, i64 0, i64 %zext_ln219, !bitwidth !225
  %in_data_load = load i32, i32* %in_data_addr, align 4, !bitwidth !62
  %or_ln219 = or i7 %shl_ln, 1, !bitwidth !1209
  %zext_ln219_1 = zext i7 %or_ln219 to i64, !bitwidth !408
  %in_data_addr_1 = getelementptr [100 x i32], [100 x i32]* %in_data, i64 0, i64 %zext_ln219_1, !bitwidth !225
  %in_data_load_1 = load i32, i32* %in_data_addr_1, align 4, !bitwidth !62
  %tmp = call fastcc i8 @encode(i32 %in_data_load, i32 %in_data_load_1), !bitwidth !314, !dep_idx !403, !deps !1210
  %zext_ln219_2 = zext i8 %tmp to i32, !bitwidth !612
  %encoded_addr = getelementptr [50 x i32], [50 x i32]* %encoded, i64 0, i64 %zext_ln217, !bitwidth !225
  store i32 %zext_ln219_2, i32* %encoded_addr, align 4, !bitwidth !369, !dep_idx !1213, !deps !1214
  store i6 %add_ln217, i6* %i, align 1, !bitwidth !369, !dep_idx !1216, !deps !1217
  br label %for.inc, !llvm.loop !1192, !bitwidth !369

for.inc18:                                        ; preds = %for.inc18.split, %for.inc18.preheader
  %i_19 = load i6, i6* %i_11, align 1, !bitwidth !202, !dep_idx !1220, !deps !1221
  %icmp_ln223 = icmp eq i6 %i_19, -14, !bitwidth !367
  %add_ln223 = add nuw i6 %i_19, 1, !bitwidth !202
  br i1 %icmp_ln223, label %for.end20, label %for.inc18.split, !llvm.loop !1224, !bitwidth !369

for.inc18.split:                                  ; preds = %for.inc18
  %zext_ln223 = zext i6 %i_19 to i64, !bitwidth !408
  call void (...) @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50), !fpga.pragma.source !409
  call void (...) @_ssdm_op_SpecLoopName([19 x i8]* @empty_13)
  %encoded_addr_1 = getelementptr [50 x i32], [50 x i32]* %encoded, i64 0, i64 %zext_ln223, !bitwidth !225
  %encoded_load = load i32, i32* %encoded_addr_1, align 4, !bitwidth !62, !dep_idx !1231, !deps !1232
  %trunc_ln225 = trunc i32 %encoded_load to i8, !bitwidth !314
  call fastcc void @decode(i8 %trunc_ln225), !bitwidth !369, !dep_idx !1234, !deps !1235
  %xout1_load = load i32, i32* @xout1, align 512, !bitwidth !62, !dep_idx !1239, !deps !1240
  %shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_19, i1 false), !bitwidth !1209
  %zext_ln226 = zext i7 %shl_ln4 to i64, !bitwidth !408
  %decoded_addr = getelementptr [100 x i32], [100 x i32]* %decoded, i64 0, i64 %zext_ln226, !bitwidth !225
  store i32 %xout1_load, i32* %decoded_addr, align 4, !bitwidth !369
  %xout2_load = load i32, i32* @xout2, align 512, !bitwidth !62, !dep_idx !1242, !deps !1240
  %or_ln227 = or i7 %shl_ln4, 1, !bitwidth !1209
  %zext_ln227 = zext i7 %or_ln227 to i64, !bitwidth !408
  %decoded_addr_1 = getelementptr [100 x i32], [100 x i32]* %decoded, i64 0, i64 %zext_ln227, !bitwidth !225
  store i32 %xout2_load, i32* %decoded_addr_1, align 4, !bitwidth !369
  store i6 %add_ln223, i6* %i_11, align 1, !bitwidth !369, !dep_idx !1243, !deps !1244
  br label %for.inc18, !llvm.loop !1224, !bitwidth !369

for.end20:                                        ; preds = %for.inc18
  ret void, !bitwidth !369
}

; Function Attrs: noinline nounwind readnone
define internal fastcc i32 @abs(i32 %n) unnamed_addr #1 {
entry:
  call void (...) @_ssdm_op_SpecPipeline(i32 0, i32 0, i32 1, i32 0, [1 x i8]* @empty_4), !fpga.pragma.source !409
  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n) #5, !bitwidth !62
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_read, i32 31), !bitwidth !367
  %m = sub nsw i32 0, %n_read, !bitwidth !62
  %m_1 = select i1 %tmp, i32 %m, i32 %n_read, !bitwidth !62
  ret i32 %m_1, !bitwidth !369
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecTopModule(...) #5 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecPipeline(...) #5 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecLoopTripCount(...) #5 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecLoopName(...) #5 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecInterface(...) #5 comdat {
entry:
  ret void
}

; Function Attrs: nounwind
define weak void @_ssdm_op_SpecBitsMap(...) #5 comdat {
entry:
  ret void
}

define weak i8 @_ssdm_op_Read.ap_auto.i8(i8 %0) comdat {
entry:
  ret i8 %0
}

define weak i6 @_ssdm_op_Read.ap_auto.i6(i6 %0) comdat {
entry:
  ret i6 %0
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4 %0) comdat {
entry:
  ret i4 %0
}

define weak i32 @_ssdm_op_Read.ap_auto.i32(i32 %0) comdat {
entry:
  ret i32 %0
}

define weak i31 @_ssdm_op_Read.ap_auto.i31(i31 %0) comdat {
entry:
  ret i31 %0
}

define weak i2 @_ssdm_op_Read.ap_auto.i2(i2 %0) comdat {
entry:
  ret i2 %0
}

define weak i16 @_ssdm_op_Read.ap_auto.i16(i16 %0) comdat {
entry:
  ret i16 %0
}

define weak i15 @_ssdm_op_Read.ap_auto.i15(i15 %0) comdat {
entry:
  ret i15 %0
}

; Function Attrs: nounwind readnone
define weak i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i15 @llvm.part.select.i15(i15 %0, i32 %1, i32 %2)
  %empty_47 = trunc i15 %empty to i5
  ret i5 %empty_47
}

; Function Attrs: nounwind readnone
define weak i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i8 @llvm.part.select.i8(i8 %0, i32 %1, i32 %2)
  %empty_48 = trunc i8 %empty to i4
  ret i4 %empty_48
}

; Function Attrs: nounwind readnone
define weak i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i6 @llvm.part.select.i6(i6 %0, i32 %1, i32 %2)
  %empty_49 = trunc i6 %empty to i4
  ret i4 %empty_49
}

; Function Attrs: nounwind readnone
define weak i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i15 @llvm.part.select.i15(i15 %0, i32 %1, i32 %2)
  %empty_50 = trunc i15 %empty to i4
  ret i4 %empty_50
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i50 @llvm.part.select.i50(i50 %0, i32 %1, i32 %2)
  %empty_51 = trunc i50 %empty to i32
  ret i32 %empty_51
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i47 @llvm.part.select.i47(i47 %0, i32 %1, i32 %2)
  %empty_52 = trunc i47 %empty to i32
  ret i32 %empty_52
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i46 @llvm.part.select.i46(i46 %0, i32 %1, i32 %2)
  %empty_53 = trunc i46 %empty to i32
  ret i32 %empty_53
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i40 @llvm.part.select.i40(i40 %0, i32 %1, i32 %2)
  %empty_54 = trunc i40 %empty to i32
  ret i32 %empty_54
}

; Function Attrs: nounwind readnone
define weak i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i8 @llvm.part.select.i8(i8 %0, i32 %1, i32 %2)
  %empty_55 = trunc i8 %empty to i2
  ret i2 %empty_55
}

; Function Attrs: nounwind readnone
define weak i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i25 @llvm.part.select.i25(i25 %0, i32 %1, i32 %2)
  %empty_56 = trunc i25 %empty to i17
  ret i17 %empty_56
}

; Function Attrs: nounwind readnone
define weak i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i31 @llvm.part.select.i31(i31 %0, i32 %1, i32 %2)
  %empty_57 = trunc i31 %empty to i16
  ret i16 %empty_57
}

; Function Attrs: nounwind readnone
define weak i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i23 @llvm.part.select.i23(i23 %0, i32 %1, i32 %2)
  %empty_58 = trunc i23 %empty to i16
  ret i16 %empty_58
}

; Function Attrs: nounwind readnone
define weak i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i30 @llvm.part.select.i30(i30 %0, i32 %1, i32 %2)
  %empty_59 = trunc i30 %empty to i15
  ret i15 %empty_59
}

; Function Attrs: nounwind readnone
define weak i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i29 @llvm.part.select.i29(i29 %0, i32 %1, i32 %2)
  %empty_60 = trunc i29 %empty to i14
  ret i14 %empty_60
}

; Function Attrs: nounwind readnone
define weak i13 @_ssdm_op_PartSelect.i13.i25.i32.i32(i25 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i25 @llvm.part.select.i25(i25 %0, i32 %1, i32 %2)
  %empty_61 = trunc i25 %empty to i13
  ret i13 %empty_61
}

; Function Attrs: nounwind readnone
define weak i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i19 @llvm.part.select.i19(i19 %0, i32 %1, i32 %2)
  %empty_62 = trunc i19 %empty to i12
  ret i12 %empty_62
}

; Function Attrs: nounwind readnone
define weak i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %0, i32 %1, i32 %2) #2 comdat {
entry:
  %empty = call i16 @llvm.part.select.i16(i16 %0, i32 %1, i32 %2)
  %empty_63 = trunc i16 %empty to i11
  ret i11 %empty_63
}

; Function Attrs: nounwind readnone
define weak i14 @_ssdm_op_Mux.ap_auto.4i14.i2(i14 %0, i14 %1, i14 %2, i14 %3, i2 %4) #2 comdat {
entry:
  switch i2 %4, label %case3 [
    i2 0, label %case0
    i2 1, label %case1
    i2 -2, label %case2
  ]

case0:                                            ; preds = %case3, %case2, %case1, %entry
  %merge = phi i14 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ]
  ret i14 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0
}

; Function Attrs: nounwind readnone
define weak i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 %0, i11 %1, i11 %2, i11 %3, i2 %4) #2 comdat {
entry:
  switch i2 %4, label %case3 [
    i2 0, label %case0
    i2 1, label %case1
    i2 -2, label %case2
  ]

case0:                                            ; preds = %case3, %case2, %case1, %entry
  %merge = phi i11 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ]
  ret i11 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %0, i32 %1) #2 comdat {
entry:
  %empty = zext i32 %1 to i64
  %empty_64 = shl i64 1, %empty
  %empty_65 = and i64 %0, %empty_64
  %empty_66 = icmp ne i64 %empty_65, 0
  ret i1 %empty_66
}

; Function Attrs: nounwind readnone
define weak i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %0, i32 %1) #2 comdat {
entry:
  %empty = shl i32 1, %1
  %empty_67 = and i32 %0, %empty
  %empty_68 = icmp ne i32 %empty_67, 0
  ret i1 %empty_68
}

; Function Attrs: nounwind readnone
define weak i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %0, i6 %1) #2 comdat {
entry:
  %empty = zext i2 %0 to i8
  %empty_69 = zext i6 %1 to i8
  %empty_70 = shl i8 %empty, 6
  %empty_71 = or i8 %empty_70, %empty_69
  ret i8 %empty_71
}

; Function Attrs: nounwind readnone
define weak i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %0, i1 %1) #2 comdat {
entry:
  %empty = zext i6 %0 to i7
  %empty_72 = zext i1 %1 to i7
  %empty_73 = shl i7 %empty, 1
  %empty_74 = or i7 %empty_73, %empty_72
  ret i7 %empty_74
}

; Function Attrs: nounwind readnone
define weak i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %0, i8 %1) #2 comdat {
entry:
  %empty = zext i32 %0 to i40
  %empty_75 = zext i8 %1 to i40
  %empty_76 = shl i40 %empty, 8
  %empty_77 = or i40 %empty_76, %empty_75
  ret i40 %empty_77
}

; Function Attrs: nounwind readnone
define weak i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %0, i4 %1) #2 comdat {
entry:
  %empty = zext i32 %0 to i36
  %empty_78 = zext i4 %1 to i36
  %empty_79 = shl i36 %empty, 4
  %empty_80 = or i36 %empty_79, %empty_78
  ret i36 %empty_80
}

; Function Attrs: nounwind readnone
define weak i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %0, i2 %1) #2 comdat {
entry:
  %empty = zext i32 %0 to i34
  %empty_81 = zext i2 %1 to i34
  %empty_82 = shl i34 %empty, 2
  %empty_83 = or i34 %empty_82, %empty_81
  ret i34 %empty_83
}

; Function Attrs: nounwind readnone
define weak i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %0, i1 %1) #2 comdat {
entry:
  %empty = zext i31 %0 to i32
  %empty_84 = zext i1 %1 to i32
  %empty_85 = shl i32 %empty, 1
  %empty_86 = or i32 %empty_85, %empty_84
  ret i32 %empty_86
}

; Function Attrs: nounwind readnone
define weak i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %0, i8 %1) #2 comdat {
entry:
  %empty = zext i16 %0 to i24
  %empty_87 = zext i8 %1 to i24
  %empty_88 = shl i24 %empty, 8
  %empty_89 = or i24 %empty_88, %empty_87
  ret i24 %empty_89
}

; Function Attrs: nounwind readnone
define weak i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %0, i7 %1) #2 comdat {
entry:
  %empty = zext i15 %0 to i22
  %empty_90 = zext i7 %1 to i22
  %empty_91 = shl i22 %empty, 7
  %empty_92 = or i22 %empty_91, %empty_90
  ret i22 %empty_92
}

; Function Attrs: nounwind readnone
define weak i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %0, i2 %1) #2 comdat {
entry:
  %empty = zext i16 %0 to i18
  %empty_93 = zext i2 %1 to i18
  %empty_94 = shl i18 %empty, 2
  %empty_95 = or i18 %empty_94, %empty_93
  ret i18 %empty_95
}

; Function Attrs: nounwind readnone
define weak i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %0, i3 %1) #2 comdat {
entry:
  %empty = zext i12 %0 to i15
  %empty_96 = zext i3 %1 to i15
  %empty_97 = shl i15 %empty, 3
  %empty_98 = or i15 %empty_97, %empty_96
  ret i15 %empty_98
}

attributes #0 = { noinline nounwind }
attributes #1 = { noinline nounwind readnone }
attributes #2 = { nounwind readnone }
attributes #3 = { nofree nosync nounwind readnone speculatable willreturn }
attributes #4 = { noinline nounwind readonly }
attributes #5 = { nounwind }

!llvm.ident = !{!0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0}
!blackbox_cfg = !{!1}
!llvm.module.flags = !{!2, !3}
!llvm.map.gv = !{}
!bitwidth_g = !{!4, !57, !87, !95, !108, !185, !199, !212, !222, !231, !241, !311, !349, !365}

!0 = !{!"clang version 7.0.0 "}
!1 = !{}
!2 = !{i32 1, !"wchar_size", i32 4}
!3 = !{i32 7, !"reflow.full.lowering", i32 1}
!4 = !{void (i16, [6 x i16]*, [6 x i32]*)* @upzero, !5}
!5 = !{!6, !8, !10, !12, !14, !15, !17, !19, !21, !23, !25, !26, !28, !29, !31, !33, !35, !36, !37, !39, !41, !43, !44, !46, !47, !48, !49, !50, !51, !52, !53, !8, !54, !55, !56}
!6 = !{!"Arg", i32 0, !7}
!7 = !{i32 16, i32 16, i32 0, i32 2}
!8 = !{!"Arg", i32 1, !9}
!9 = !{i32 0, i32 0, i32 16, i32 1}
!10 = !{!"Arg", i32 2, !11}
!11 = !{i32 0, i32 0, i32 32, i32 1}
!12 = !{i32 0, !13}
!13 = !{i32 1, i32 32, i32 0, i32 0}
!14 = !{i32 1, !13}
!15 = !{[1 x i8]* @empty_4, !16}
!16 = !{i32 0, i32 0, i32 8, i32 2}
!17 = !{i64 0, !18}
!18 = !{i32 1, i32 64, i32 0, i32 0}
!19 = !{i16 0, !20}
!20 = !{i32 1, i32 16, i32 0, i32 0}
!21 = !{i3 0, !22}
!22 = !{i32 1, i32 3, i32 0, i32 0}
!23 = !{i3 -2, !24}
!24 = !{i32 2, i32 3, i32 0, i32 1}
!25 = !{i3 1, !22}
!26 = !{i64 6, !27}
!27 = !{i32 4, i32 64, i32 0, i32 1}
!28 = !{[15 x i8]* @empty_0, !16}
!29 = !{i8 0, !30}
!30 = !{i32 1, i32 8, i32 0, i32 0}
!31 = !{i32 8, !32}
!32 = !{i32 5, i32 32, i32 0, i32 1}
!33 = !{i32 39, !34}
!34 = !{i32 7, i32 32, i32 0, i32 1}
!35 = !{[15 x i8]* @empty, !16}
!36 = !{i32 63, !34}
!37 = !{i32 -128, !38}
!38 = !{i32 8, i32 32, i32 0, i32 1}
!39 = !{i32 128, !40}
!40 = !{i32 9, i32 32, i32 0, i32 1}
!41 = !{i64 4, !42}
!42 = !{i32 4, i32 64, i32 0, i32 0}
!43 = !{i64 5, !42}
!44 = !{i64 3, !45}
!45 = !{i32 3, i32 64, i32 0, i32 0}
!46 = !{i64 2, !45}
!47 = !{i64 1, !18}
!48 = !{[6 x i32]* @delay_bpl, !11}
!49 = !{!"Arg", i32 0, !11}
!50 = !{[6 x i32]* @delay_bph, !11}
!51 = !{[6 x i32]* @dec_del_bpl, !11}
!52 = !{[6 x i32]* @dec_del_bph, !11}
!53 = !{[6 x i16]* @delay_dltx, !9}
!54 = !{[6 x i16]* @delay_dhx, !9}
!55 = !{[6 x i16]* @dec_del_dltx, !9}
!56 = !{[6 x i16]* @dec_del_dhx, !9}
!57 = !{i15 (i16, i15, i32, i32, i32)* @uppol2, !58}
!58 = !{!6, !59, !61, !63, !64, !12, !14, !15, !65, !36, !67, !69, !71, !72, !73, !75, !77, !78, !80, !82, !84, !85}
!59 = !{!"Arg", i32 1, !60}
!60 = !{i32 15, i32 15, i32 0, i32 2}
!61 = !{!"Arg", i32 2, !62}
!62 = !{i32 32, i32 32, i32 0, i32 2}
!63 = !{!"Arg", i32 3, !62}
!64 = !{!"Arg", i32 4, !62}
!65 = !{i2 0, !66}
!66 = !{i32 1, i32 2, i32 0, i32 0}
!67 = !{i19 0, !68}
!68 = !{i32 1, i32 19, i32 0, i32 0}
!69 = !{i32 5, !70}
!70 = !{i32 4, i32 32, i32 0, i32 1}
!71 = !{i32 15, !32}
!72 = !{i32 7, !70}
!73 = !{i32 18, !74}
!74 = !{i32 6, i32 32, i32 0, i32 1}
!75 = !{i7 0, !76}
!76 = !{i32 1, i32 7, i32 0, i32 0}
!77 = !{i32 22, !74}
!78 = !{i17 -128, !79}
!79 = !{i32 8, i32 17, i32 0, i32 1}
!80 = !{i17 128, !81}
!81 = !{i32 9, i32 17, i32 0, i32 1}
!82 = !{i17 12288, !83}
!83 = !{i32 15, i32 17, i32 0, i32 1}
!84 = !{i17 -12288, !83}
!85 = !{i15 -12288, !86}
!86 = !{i32 15, i32 15, i32 0, i32 1}
!87 = !{i16 (i16, i15, i32, i32)* @uppol1, !88}
!88 = !{!6, !59, !61, !63, !12, !14, !15, !29, !31, !89, !36, !90, !92, !93, !19}
!89 = !{i32 24, !74}
!90 = !{i18 -192, !91}
!91 = !{i32 9, i32 18, i32 0, i32 1}
!92 = !{i18 192, !91}
!93 = !{i16 15360, !94}
!94 = !{i32 15, i32 16, i32 0, i32 1}
!95 = !{i15 (i15, i4)* @scalel, !96}
!96 = !{!97, !98, !12, !14, !15, !100, !101, !102, !103, !104, !17, !106, !21}
!97 = !{!"Arg", i32 0, !60}
!98 = !{!"Arg", i32 1, !99}
!99 = !{i32 4, i32 4, i32 0, i32 2}
!100 = !{i32 6, !70}
!101 = !{i32 10, !32}
!102 = !{i32 11, !32}
!103 = !{i32 14, !32}
!104 = !{[32 x i12]* @ilb_table, !105}
!105 = !{i32 0, i32 0, i32 12, i32 2}
!106 = !{i4 1, !107}
!107 = !{i32 1, i32 4, i32 0, i32 0}
!108 = !{void ()* @reset, !109}
!109 = !{!14, !12, !15, !110, !112, !114, !115, !117, !118, !119, !121, !123, !124, !126, !127, !129, !19, !131, !133, !134, !135, !136, !137, !138, !139, !140, !141, !142, !143, !144, !145, !146, !147, !148, !149, !150, !151, !152, !153, !154, !21, !23, !25, !26, !155, !156, !17, !157, !158, !159, !160, !162, !163, !164, !165, !166, !167, !169, !170, !171, !173, !174, !175, !106, !177, !179, !180, !181, !182, !182, !183, !184}
!110 = !{i15 32, !111}
!111 = !{i32 7, i32 15, i32 0, i32 1}
!112 = !{i15* @dec_detl, !113}
!113 = !{i32 0, i32 0, i32 15, i32 1}
!114 = !{i15* @detl, !113}
!115 = !{i15 8, !116}
!116 = !{i32 5, i32 15, i32 0, i32 1}
!117 = !{i15* @dec_deth, !113}
!118 = !{i15* @deth, !113}
!119 = !{i31 0, !120}
!120 = !{i32 1, i32 31, i32 0, i32 0}
!121 = !{i31* @rlt2, !122}
!122 = !{i32 0, i32 0, i32 31, i32 0}
!123 = !{i31* @rlt1, !122}
!124 = !{i32* @plt2, !125}
!125 = !{i32 0, i32 0, i32 32, i32 0}
!126 = !{i32* @plt1, !125}
!127 = !{i15 0, !128}
!128 = !{i32 1, i32 15, i32 0, i32 0}
!129 = !{i15* @al2, !130}
!130 = !{i32 0, i32 0, i32 15, i32 0}
!131 = !{i16* @al1, !132}
!132 = !{i32 0, i32 0, i32 16, i32 0}
!133 = !{i15* @nbl, !130}
!134 = !{i31* @rh2, !122}
!135 = !{i31* @rh1, !122}
!136 = !{i32* @ph2, !125}
!137 = !{i32* @ph1, !125}
!138 = !{i15* @ah2, !130}
!139 = !{i16* @ah1, !132}
!140 = !{i15* @nbh, !130}
!141 = !{i31* @dec_rlt2, !122}
!142 = !{i31* @dec_rlt1, !122}
!143 = !{i32* @dec_plt2, !125}
!144 = !{i32* @dec_plt1, !125}
!145 = !{i15* @dec_al2, !130}
!146 = !{i16* @dec_al1, !132}
!147 = !{i15* @dec_nbl, !130}
!148 = !{i31* @dec_rh2, !122}
!149 = !{i31* @dec_rh1, !122}
!150 = !{i32* @dec_ph2, !125}
!151 = !{i32* @dec_ph1, !125}
!152 = !{i15* @dec_ah2, !130}
!153 = !{i16* @dec_ah1, !132}
!154 = !{i15* @dec_nbh, !130}
!155 = !{[13 x i8]* @empty_10, !16}
!156 = !{[6 x i16]* @delay_dltx, !132}
!157 = !{[6 x i16]* @delay_dhx, !132}
!158 = !{[6 x i16]* @dec_del_dltx, !132}
!159 = !{[6 x i16]* @dec_del_dhx, !132}
!160 = !{i5 0, !161}
!161 = !{i32 1, i32 5, i32 0, i32 0}
!162 = !{[13 x i8]* @empty_9, !16}
!163 = !{[6 x i32]* @delay_bpl, !125}
!164 = !{[6 x i32]* @delay_bph, !125}
!165 = !{[6 x i32]* @dec_del_bpl, !125}
!166 = !{[6 x i32]* @dec_del_bph, !125}
!167 = !{i5 -8, !168}
!168 = !{i32 4, i32 5, i32 0, i32 1}
!169 = !{i5 1, !161}
!170 = !{i4 0, !107}
!171 = !{i64 24, !172}
!172 = !{i32 6, i32 64, i32 0, i32 1}
!173 = !{[13 x i8]* @empty_15, !16}
!174 = !{[24 x i32]* @tqmf, !125}
!175 = !{i4 -5, !176}
!176 = !{i32 4, i32 4, i32 0, i32 1}
!177 = !{i64 11, !178}
!178 = !{i32 5, i32 64, i32 0, i32 1}
!179 = !{[13 x i8]* @empty_6, !16}
!180 = !{[11 x i32]* @accumc, !125}
!181 = !{[11 x i32]* @accumd, !125}
!182 = !{!"Arg", i32 1, !132}
!183 = !{!"Arg", i32 2, !125}
!184 = !{!"Arg", i32 0, !125}
!185 = !{i6 (i32, i15)* @quantl, !186}
!186 = !{!187, !59, !14, !12, !15, !160, !188, !169, !190, !191, !192, !17, !71, !194, !195, !196, !198}
!187 = !{!"Arg", i32 0, !62}
!188 = !{i5 -2, !189}
!189 = !{i32 2, i32 5, i32 0, i32 1}
!190 = !{i64 30, !172}
!191 = !{[14 x i8]* @empty_11, !16}
!192 = !{[30 x i15]* @decis_levl, !193}
!193 = !{i32 0, i32 0, i32 15, i32 2}
!194 = !{i32 29, !74}
!195 = !{i32 31, !74}
!196 = !{[31 x i6]* @quant26bt_pos, !197}
!197 = !{i32 0, i32 0, i32 6, i32 2}
!198 = !{[31 x i6]* @quant26bt_neg, !197}
!199 = !{i15 (i6, i15)* @logscl, !200}
!200 = !{!201, !59, !12, !14, !15, !75, !72, !77, !203, !69, !205, !17, !195, !207, !209, !211}
!201 = !{!"Arg", i32 0, !202}
!202 = !{i32 6, i32 6, i32 0, i32 2}
!203 = !{i32 2, !204}
!204 = !{i32 3, i32 32, i32 0, i32 1}
!205 = !{[16 x i13]* @wl_code_table, !206}
!206 = !{i32 0, i32 0, i32 13, i32 2}
!207 = !{i17 0, !208}
!208 = !{i32 1, i32 17, i32 0, i32 0}
!209 = !{i17 18432, !210}
!210 = !{i32 16, i32 17, i32 0, i32 0}
!211 = !{i15 -14336, !86}
!212 = !{i15 (i2, i15)* @logsch, !213}
!213 = !{!214, !59, !12, !14, !15, !75, !72, !77, !216, !218, !195, !207, !220, !221}
!214 = !{!"Arg", i32 0, !215}
!215 = !{i32 2, i32 2, i32 0, i32 2}
!216 = !{i11 798, !217}
!217 = !{i32 11, i32 11, i32 0, i32 1}
!218 = !{i11 -214, !219}
!219 = !{i32 9, i32 11, i32 0, i32 1}
!220 = !{i17 22528, !210}
!221 = !{i15 -10240, !86}
!222 = !{i32 ([6 x i32]*, [6 x i16]*)* @filtez, !223}
!223 = !{!224, !226, !14, !12, !15, !17, !25, !23, !228, !229, !103, !230}
!224 = !{!"Arg", i32 0, !225}
!225 = !{i32 0, i32 0, i32 32, i32 2}
!226 = !{!"Arg", i32 1, !227}
!227 = !{i32 0, i32 0, i32 16, i32 2}
!228 = !{i64 5, !27}
!229 = !{[14 x i8]* @empty_12, !16}
!230 = !{i32 45, !34}
!231 = !{i32 (i31, i16, i31, i15)* @filtep, !232}
!232 = !{!233, !235, !236, !237, !12, !14, !15, !238, !71, !240}
!233 = !{!"Arg", i32 0, !234}
!234 = !{i32 31, i32 31, i32 0, i32 2}
!235 = !{!"Arg", i32 1, !7}
!236 = !{!"Arg", i32 2, !234}
!237 = !{!"Arg", i32 3, !60}
!238 = !{i1 false, !239}
!239 = !{i32 1, i32 1, i32 0, i32 0}
!240 = !{i32 46, !34}
!241 = !{i8 (i32, i32)* @encode, !242}
!242 = !{!187, !243, !14, !12, !15, !244, !17, !245, !170, !65, !246, !248, !249, !160, !251, !106, !252, !253, !254, !256, !257, !258, !259, !260, !262, !263, !265, !169, !267, !268, !269, !270, !71, !240, !272, !273, !274, !276, !277, !278, !279, !280, !203, !69, !281, !282, !283, !284, !285, !286, !287, !288, !289, !290, !291, !292, !195, !293, !295, !296, !298, !89, !299, !301, !303, !305, !306, !307, !308, !309, !310}
!243 = !{!"Arg", i32 1, !62}
!244 = !{[24 x i32]* @tqmf, !11}
!245 = !{i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 0), !225}
!246 = !{i64 1, !247}
!247 = !{i32 2, i32 64, i32 0, i32 0}
!248 = !{i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 1), !225}
!249 = !{i39 -44, !250}
!250 = !{i32 7, i32 39, i32 0, i32 1}
!251 = !{i4 -6, !176}
!252 = !{i64 10, !178}
!253 = !{[14 x i8]* @empty_7, !16}
!254 = !{i5 2, !255}
!255 = !{i32 3, i32 5, i32 0, i32 1}
!256 = !{[24 x i15]* @h, !193}
!257 = !{i5 3, !255}
!258 = !{i64 22, !172}
!259 = !{i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 22), !225}
!260 = !{i64 23, !261}
!261 = !{i32 6, i32 64, i32 0, i32 0}
!262 = !{i32* getelementptr inbounds ([24 x i32], [24 x i32]* @tqmf, i64 0, i64 23), !225}
!263 = !{i6 0, !264}
!264 = !{i32 1, i32 6, i32 0, i32 0}
!265 = !{i5 -10, !266}
!266 = !{i32 5, i32 5, i32 0, i32 1}
!267 = !{[14 x i8]* @empty_8, !16}
!268 = !{i5 -11, !266}
!269 = !{i5 -9, !266}
!270 = !{i6 -1, !271}
!271 = !{i32 1, i32 6, i32 0, i32 1}
!272 = !{[6 x i32]* @delay_bpl, !225}
!273 = !{[6 x i16]* @delay_dltx, !227}
!274 = !{i31* @rlt1, !275}
!275 = !{i32 0, i32 0, i32 31, i32 2}
!276 = !{i16* @al1, !227}
!277 = !{i31* @rlt2, !275}
!278 = !{i15* @al2, !193}
!279 = !{i15* @detl, !193}
!280 = !{i6* @il, !197}
!281 = !{[16 x i16]* @qq4_code4_table, !227}
!282 = !{i32 30, !74}
!283 = !{i15* @nbl, !193}
!284 = !{i4 -8, !176}
!285 = !{i32* @plt1, !11}
!286 = !{i32* @plt2, !11}
!287 = !{[6 x i32]* @delay_bph, !225}
!288 = !{[6 x i16]* @delay_dhx, !227}
!289 = !{i31* @rh1, !275}
!290 = !{i16* @ah1, !227}
!291 = !{i31* @rh2, !275}
!292 = !{i15* @ah2, !193}
!293 = !{i2 -2, !294}
!294 = !{i32 2, i32 2, i32 0, i32 1}
!295 = !{i15* @deth, !193}
!296 = !{i25 564, !297}
!297 = !{i32 11, i32 25, i32 0, i32 1}
!298 = !{i32 12, !32}
!299 = !{i2 -1, !300}
!300 = !{i32 1, i32 2, i32 0, i32 1}
!301 = !{i14 -7408, !302}
!302 = !{i32 14, i32 14, i32 0, i32 1}
!303 = !{i14 -1616, !304}
!304 = !{i32 12, i32 14, i32 0, i32 1}
!305 = !{i14 7408, !302}
!306 = !{i14 1616, !304}
!307 = !{i32 28, !74}
!308 = !{i15* @nbh, !193}
!309 = !{i32* @ph1, !11}
!310 = !{i32* @ph2, !11}
!311 = !{void (i8)* @decode, !312}
!312 = !{!313, !14, !12, !15, !100, !72, !315, !316, !317, !318, !319, !320, !321, !203, !69, !281, !17, !71, !282, !280, !322, !323, !284, !324, !325, !326, !327, !328, !329, !330, !331, !332, !301, !303, !305, !306, !307, !333, !251, !334, !335, !170, !65, !249, !160, !106, !252, !336, !337, !338, !254, !256, !257, !339, !340, !103, !230, !341, !342, !343, !344, !345, !347, !348}
!313 = !{!"Arg", i32 0, !314}
!314 = !{i32 8, i32 8, i32 0, i32 2}
!315 = !{[6 x i32]* @dec_del_bpl, !225}
!316 = !{[6 x i16]* @dec_del_dltx, !227}
!317 = !{i31* @dec_rlt1, !275}
!318 = !{i16* @dec_al1, !227}
!319 = !{i31* @dec_rlt2, !275}
!320 = !{i15* @dec_al2, !193}
!321 = !{i15* @dec_detl, !193}
!322 = !{[64 x i16]* @qq6_code6_table, !227}
!323 = !{i15* @dec_nbl, !193}
!324 = !{i32* @dec_plt1, !11}
!325 = !{i32* @dec_plt2, !11}
!326 = !{[6 x i32]* @dec_del_bph, !225}
!327 = !{[6 x i16]* @dec_del_dhx, !227}
!328 = !{i31* @dec_rh1, !275}
!329 = !{i16* @dec_ah1, !227}
!330 = !{i31* @dec_rh2, !275}
!331 = !{i15* @dec_ah2, !193}
!332 = !{i15* @dec_deth, !193}
!333 = !{i15* @dec_nbh, !193}
!334 = !{i32* @dec_ph1, !11}
!335 = !{i32* @dec_ph2, !11}
!336 = !{[14 x i8]* @empty_2, !16}
!337 = !{[11 x i32]* @accumd, !11}
!338 = !{[11 x i32]* @accumc, !11}
!339 = !{i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumc, i64 0, i64 10), !225}
!340 = !{i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumd, i64 0, i64 10), !225}
!341 = !{i32* @xout1, !225}
!342 = !{i32* @xout2, !225}
!343 = !{[14 x i8]* @empty_3, !16}
!344 = !{i4 -7, !176}
!345 = !{i5 -1, !346}
!346 = !{i32 1, i32 5, i32 0, i32 1}
!347 = !{i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumc, i64 0, i64 0), !225}
!348 = !{i32* getelementptr inbounds ([11 x i32], [11 x i32]* @accumd, i64 0, i64 0), !225}
!349 = !{void ([100 x i32]*, [50 x i32]*, [100 x i32]*)* @adpcm_main, !350}
!350 = !{!224, !351, !352, !14, !12, !15, !353, !354, !355, !263, !357, !359, !360, !362, !238, !17, !363, !364, !341, !342}
!351 = !{!"Arg", i32 1, !225}
!352 = !{!"Arg", i32 2, !225}
!353 = !{[11 x i8]* @empty_14, !16}
!354 = !{[10 x i8]* @empty_5, !16}
!355 = !{i32 -1, !356}
!356 = !{i32 1, i32 32, i32 0, i32 1}
!357 = !{i6 -14, !358}
!358 = !{i32 5, i32 6, i32 0, i32 1}
!359 = !{i6 1, !264}
!360 = !{i64 50, !361}
!361 = !{i32 7, i32 64, i32 0, i32 1}
!362 = !{[19 x i8]* @empty_1, !16}
!363 = !{i7 1, !76}
!364 = !{[19 x i8]* @empty_13, !16}
!365 = !{i32 (i32)* @abs, !366}
!366 = !{!187, !12, !14, !15, !195}
!367 = !{i32 1, i32 1, i32 0, i32 2}
!368 = !{i32 0, i32 0, i32 3, i32 1}
!369 = !{i32 0, i32 0, i32 0, i32 2}
!370 = !{i32 175}
!371 = !{!372, !374, !376, !377, !378}
!372 = !{i32 170, !373}
!373 = !{!"WAW", !"indep"}
!374 = !{i32 171, !375}
!375 = !{!"RAW", !"indep"}
!376 = !{i32 172, !375}
!377 = !{i32 173, !373}
!378 = !{i32 174, !373}
!379 = !{i32 3, i32 3, i32 0, i32 2}
!380 = !{i32 171}
!381 = !{!382, !384, !385, !387}
!382 = !{i32 175, !383}
!383 = !{!"WAR", !"indep"}
!384 = !{i32 170, !383}
!385 = !{i32 173, !386}
!386 = !{!"WAR", !"indep", i32 1, !"*", i32 -1, i1 true}
!387 = !{i32 174, !383}
!388 = distinct !{!388, !389, !404, !405}
!389 = !{i32 540, i32 9, !390, null}
!390 = !{i32 786443, !391, i32 537, i32 9, !396, i32 0}
!391 = !{i32 786443, !392, !396}
!392 = !{i32 786443, !393, i32 535, i32 19, !396, i32 0}
!393 = !{i32 786443, !394, i32 535, i32 9, !396, i32 0}
!394 = !{i32 786443, !395, !396}
!395 = !{i32 786478, i32 0, !396, !"upzero", !"upzero", null, !396, i32 531, !397, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i16, [6 x i16]*, [6 x i32]*)* @upzero, null, null, !402, i32 531}
!396 = !{i32 786473, !"data/benchmarks/adpcm/adpcm.c", !"/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS", null}
!397 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !398, i32 0, i32 0}
!398 = !{null, !399, !400, !400}
!399 = !{i32 786468, null, !"int", null, i32 0, i64 32, i64 0, i32 0, i32 0, i32 5}
!400 = !{i32 786447, null, !"", !401, i32 0, i64 64, i64 0, i32 0, i32 0, !399}
!401 = !{i32 786473, !"<unknown>", null, null}
!402 = !{!403}
!403 = !{i32 0}
!404 = !{!"llvm.loop.name", !"upzero_label10"}
!405 = !{!"llvm.loop.tripcount", i32 6, i32 6, i32 6, !"user", !406}
!406 = !{i32 538, i32 9, !407, null}
!407 = !{i32 786443, !390, !396}
!408 = !{i32 64, i32 64, i32 0, i32 0}
!409 = !{!"user"}
!410 = !{i32 178}
!411 = !{!412, !414}
!412 = !{i32 176, !413}
!413 = !{!"WAR", !"indep", i32 1, !"=", i32 0, i1 true}
!414 = !{i32 177, !383}
!415 = !{i32 40, i32 40, i32 0, i32 1}
!416 = !{i32 40, i32 40, i32 0, i32 2}
!417 = !{i32 176}
!418 = !{!419, !421, !422}
!419 = !{i32 178, !420}
!420 = !{!"RAW", !"indep", i32 1, !"=", i32 0, i1 true}
!421 = !{i32 179, !375}
!422 = !{i32 177, !373}
!423 = !{i32 173}
!424 = !{!425, !372, !426, !376, !378}
!425 = !{i32 175, !373}
!426 = !{i32 171, !427}
!427 = !{!"RAW", !"indep", i32 1, !"*", i32 -1, i1 true}
!428 = !{i32 32, i32 32, i32 0, i32 1}
!429 = !{i32 170}
!430 = !{!425, !374, !376, !377, !378}
!431 = !{i32 172}
!432 = !{!382, !384, !433, !434}
!433 = !{i32 173, !383}
!434 = !{i32 174, !386}
!435 = distinct !{!435, !436, !440, !441}
!436 = !{i32 551, i32 9, !437, null}
!437 = !{i32 786443, !438, i32 543, i32 9, !396, i32 0}
!438 = !{i32 786443, !439, !396}
!439 = !{i32 786443, !393, i32 541, i32 12, !396, i32 0}
!440 = !{!"llvm.loop.name", !"upzero_label11"}
!441 = !{!"llvm.loop.tripcount", i32 6, i32 6, i32 6, !"user", !442}
!442 = !{i32 544, i32 9, !443, null}
!443 = !{i32 786443, !437, !396}
!444 = !{i32 186}
!445 = !{!446, !447, !448, !449, !450, !451}
!446 = !{i32 180, !383}
!447 = !{i32 181, !383}
!448 = !{i32 182, !383}
!449 = !{i32 183, !383}
!450 = !{i32 184, !383}
!451 = !{i32 185, !383}
!452 = !{i32 64, i32 64, i32 0, i32 1}
!453 = !{i32 179}
!454 = !{!455, !456}
!455 = !{i32 176, !383}
!456 = !{i32 177, !413}
!457 = !{i32 177}
!458 = !{!459, !460, !461}
!459 = !{i32 178, !375}
!460 = !{i32 176, !373}
!461 = !{i32 179, !420}
!462 = !{i32 174}
!463 = !{!425, !372, !374, !464, !377}
!464 = !{i32 172, !427}
!465 = !{i32 187}
!466 = !{!447}
!467 = !{i32 180}
!468 = !{!469}
!469 = !{i32 186, !375}
!470 = !{i32 188}
!471 = !{!448}
!472 = !{i32 181}
!473 = !{!469, !474}
!474 = !{i32 187, !375}
!475 = !{i32 189}
!476 = !{!449}
!477 = !{i32 182}
!478 = !{!469, !479}
!479 = !{i32 188, !375}
!480 = !{i32 190}
!481 = !{!450}
!482 = !{i32 183}
!483 = !{!469, !484}
!484 = !{i32 189, !375}
!485 = !{i32 191}
!486 = !{!451}
!487 = !{i32 184}
!488 = !{!469, !489}
!489 = !{i32 190, !375}
!490 = !{i32 185}
!491 = !{!469, !492}
!492 = !{i32 191, !375}
!493 = !{i32 18, i32 18, i32 0, i32 2}
!494 = !{i32 19, i32 19, i32 0, i32 1}
!495 = !{i32 64, i32 64, i32 0, i32 2}
!496 = !{i32 11, i32 11, i32 0, i32 2}
!497 = !{i32 12, i32 12, i32 0, i32 1}
!498 = !{i32 12, i32 12, i32 0, i32 2}
!499 = !{i32 17, i32 17, i32 0, i32 1}
!500 = !{i32 23, i32 23, i32 0, i32 1}
!501 = !{i32 22, i32 22, i32 0, i32 2}
!502 = !{i32 17, i32 17, i32 0, i32 2}
!503 = !{i32 16, i32 16, i32 0, i32 1}
!504 = !{i32 25, i32 25, i32 0, i32 1}
!505 = !{i32 24, i32 24, i32 0, i32 2}
!506 = !{i32 18, i32 18, i32 0, i32 1}
!507 = !{i32 5, i32 5, i32 0, i32 2}
!508 = !{i32 5, i32 5, i32 0, i32 0}
!509 = !{i32 147}
!510 = !{!511, !512}
!511 = !{i32 145, !375}
!512 = !{i32 146, !373}
!513 = !{i32 145}
!514 = !{!515, !516}
!515 = !{i32 147, !383}
!516 = !{i32 146, !386}
!517 = distinct !{!517, !518, !524, !525}
!518 = !{i32 433, i32 5, !519, null}
!519 = !{i32 786443, !520, i32 427, i32 5, !396, i32 0}
!520 = !{i32 786443, !521, !396}
!521 = !{i32 786478, i32 0, !396, !"reset", !"reset", null, !396, i32 416, !522, i1 false, i1 true, i32 0, i32 0, null, i32 0, i1 false, void ()* @reset, null, null, !402, i32 416}
!522 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !523, i32 0, i32 0}
!523 = !{null}
!524 = !{!"llvm.loop.name", !"reset_label4"}
!525 = !{!"llvm.loop.tripcount", i32 6, i32 6, i32 6, !"user", !526}
!526 = !{i32 428, i32 9, !527, null}
!527 = !{i32 786443, !519, !396}
!528 = !{i32 150}
!529 = !{!530, !531}
!530 = !{i32 148, !375}
!531 = !{i32 149, !373}
!532 = !{i32 146}
!533 = !{!534, !535}
!534 = !{i32 147, !373}
!535 = !{i32 145, !427}
!536 = !{i32 148}
!537 = !{!538, !539}
!538 = !{i32 150, !383}
!539 = !{i32 149, !386}
!540 = distinct !{!540, !541, !543, !544}
!541 = !{i32 442, i32 5, !542, null}
!542 = !{i32 786443, !520, i32 436, i32 5, !396, i32 0}
!543 = !{!"llvm.loop.name", !"reset_label5"}
!544 = !{!"llvm.loop.tripcount", i32 6, i32 6, i32 6, !"user", !545}
!545 = !{i32 437, i32 9, !546, null}
!546 = !{i32 786443, !542, !396}
!547 = !{i32 0, i32 0, i32 5, i32 1}
!548 = !{i32 153}
!549 = !{!550, !551}
!550 = !{i32 151, !375}
!551 = !{i32 152, !373}
!552 = !{i32 149}
!553 = !{!554, !555}
!554 = !{i32 150, !373}
!555 = !{i32 148, !427}
!556 = !{i32 151}
!557 = !{!558, !559}
!558 = !{i32 153, !383}
!559 = !{i32 152, !386}
!560 = distinct !{!560, !561, !563, !564}
!561 = !{i32 448, i32 5, !562, null}
!562 = !{i32 786443, !520, i32 445, i32 5, !396, i32 0}
!563 = !{!"llvm.loop.name", !"reset_label6"}
!564 = !{!"llvm.loop.tripcount", i32 24, i32 24, i32 24, !"user", !565}
!565 = !{i32 446, i32 9, !566, null}
!566 = !{i32 786443, !562, !396}
!567 = !{i32 0, i32 0, i32 4, i32 1}
!568 = !{i32 156}
!569 = !{!570, !571}
!570 = !{i32 154, !375}
!571 = !{i32 155, !373}
!572 = !{i32 152}
!573 = !{!574, !575}
!574 = !{i32 153, !373}
!575 = !{i32 151, !427}
!576 = !{i32 154}
!577 = !{!578, !579}
!578 = !{i32 156, !383}
!579 = !{i32 155, !386}
!580 = distinct !{!580, !581, !583, !584}
!581 = !{i32 455, i32 5, !582, null}
!582 = !{i32 786443, !520, i32 451, i32 5, !396, i32 0}
!583 = !{!"llvm.loop.name", !"reset_label7"}
!584 = !{!"llvm.loop.tripcount", i32 11, i32 11, i32 11, !"user", !585}
!585 = !{i32 452, i32 9, !586, null}
!586 = !{i32 786443, !582, !396}
!587 = !{i32 155}
!588 = !{!589, !590}
!589 = !{i32 156, !373}
!590 = !{i32 154, !427}
!591 = !{i32 30, i32 30, i32 0, i32 0}
!592 = !{i32 169}
!593 = !{!594, !595}
!594 = !{i32 167, !375}
!595 = !{i32 168, !373}
!596 = !{i32 167}
!597 = !{!598, !599}
!598 = !{i32 169, !383}
!599 = !{i32 168, !386}
!600 = distinct !{!600, !601, !607, !608}
!601 = !{i32 498, i32 5, !602, null}
!602 = !{i32 786443, !603, i32 493, i32 5, !396, i32 0}
!603 = !{i32 786443, !604, !396}
!604 = !{i32 786478, i32 0, !396, !"quantl", !"quantl", null, !396, i32 484, !605, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i6 (i32, i15)* @quantl, null, null, !402, i32 484}
!605 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !606, i32 0, i32 0}
!606 = !{!399, !399, !399}
!607 = !{!"llvm.loop.name", !"quantl_label9"}
!608 = !{!"llvm.loop.tripcount", i32 30, i32 30, i32 30, !"user", !609}
!609 = !{i32 494, i32 9, !610, null}
!610 = !{i32 786443, !602, !396}
!611 = !{i32 30, i32 30, i32 0, i32 2}
!612 = !{i32 32, i32 32, i32 0, i32 0}
!613 = !{i32 168}
!614 = !{!615, !616}
!615 = !{i32 169, !373}
!616 = !{i32 167, !427}
!617 = !{i32 23, i32 23, i32 0, i32 0}
!618 = !{i32 13, i32 13, i32 0, i32 2}
!619 = !{i32 0, i32 0, i32 50, i32 1}
!620 = !{i32 48, i32 48, i32 0, i32 1}
!621 = !{i32 48, i32 48, i32 0, i32 2}
!622 = !{i32 50, i32 50, i32 0, i32 1}
!623 = !{i32 164}
!624 = !{!625, !626}
!625 = !{i32 157, !375}
!626 = !{i32 158, !373}
!627 = !{i32 165}
!628 = !{!629, !630, !631}
!629 = !{i32 159, !375}
!630 = !{i32 160, !375}
!631 = !{i32 161, !373}
!632 = !{i32 166}
!633 = !{!634, !635}
!634 = !{i32 162, !375}
!635 = !{i32 163, !373}
!636 = !{i32 157}
!637 = !{!638, !639}
!638 = !{i32 164, !383}
!639 = !{i32 158, !386}
!640 = distinct !{!640, !641, !647, !648}
!641 = !{i32 467, i32 5, !642, null}
!642 = !{i32 786443, !643, i32 464, i32 5, !396, i32 0}
!643 = !{i32 786443, !644, !396}
!644 = !{i32 786478, i32 0, !396, !"filtez", !"filtez", null, !396, i32 458, !645, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i32 ([6 x i32]*, [6 x i16]*)* @filtez, null, null, !402, i32 458}
!645 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !646, i32 0, i32 0}
!646 = !{!399, !400, !400}
!647 = !{!"llvm.loop.name", !"filtez_label8"}
!648 = !{!"llvm.loop.tripcount", i32 5, i32 5, i32 5, !"user", !649}
!649 = !{i32 465, i32 9, !650, null}
!650 = !{i32 786443, !642, !396}
!651 = !{i32 162}
!652 = !{!653, !654}
!653 = !{i32 166, !383}
!654 = !{i32 163, !386}
!655 = !{i32 50, i32 50, i32 0, i32 2}
!656 = !{i32 160}
!657 = !{!658, !659}
!658 = !{i32 165, !383}
!659 = !{i32 161, !386}
!660 = !{i32 158}
!661 = !{!662, !663}
!662 = !{i32 164, !373}
!663 = !{i32 157, !427}
!664 = !{i32 161}
!665 = !{!666, !629, !667}
!666 = !{i32 165, !373}
!667 = !{i32 160, !427}
!668 = !{i32 163}
!669 = !{!670, !671}
!670 = !{i32 166, !373}
!671 = !{i32 162, !427}
!672 = !{i32 159}
!673 = !{!658, !674}
!674 = !{i32 161, !383}
!675 = !{i32 47, i32 47, i32 0, i32 1}
!676 = !{i32 47, i32 47, i32 0, i32 2}
!677 = !{i32 105}
!678 = !{!679, !680}
!679 = !{i32 79, !383}
!680 = !{i32 80, !383}
!681 = !{i32 36, i32 36, i32 0, i32 2}
!682 = !{i32 37, i32 37, i32 0, i32 1}
!683 = !{i32 34, i32 34, i32 0, i32 2}
!684 = !{i32 101}
!685 = !{!686, !680}
!686 = !{i32 81, !383}
!687 = !{i32 39, i32 39, i32 0, i32 1}
!688 = !{i32 39, i32 39, i32 0, i32 2}
!689 = !{i32 94}
!690 = !{!691, !692, !693}
!691 = !{i32 82, !375}
!692 = !{i32 83, !375}
!693 = !{i32 84, !373}
!694 = !{i32 93}
!695 = !{!696, !697, !698}
!696 = !{i32 85, !375}
!697 = !{i32 86, !375}
!698 = !{i32 87, !373}
!699 = !{i32 92}
!700 = !{!701, !702}
!701 = !{i32 88, !375}
!702 = !{i32 89, !373}
!703 = !{i32 99}
!704 = !{!705, !706}
!705 = !{i32 90, !375}
!706 = !{i32 91, !373}
!707 = !{i32 88}
!708 = !{!709, !710}
!709 = !{i32 92, !383}
!710 = !{i32 89, !386}
!711 = distinct !{!711, !712, !716, !717}
!712 = !{i32 259, i32 5, !713, null}
!713 = !{i32 786443, !714, i32 255, i32 5, !396, i32 0}
!714 = !{i32 786443, !715, !396}
!715 = !{i32 786478, i32 0, !396, !"encode", !"encode", null, !396, i32 240, !605, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i8 (i32, i32)* @encode, null, null, !402, i32 240}
!716 = !{!"llvm.loop.name", !"encode_label0"}
!717 = !{!"llvm.loop.tripcount", i32 10, i32 10, i32 10, !"user", !718}
!718 = !{i32 256, i32 9, !719, null}
!719 = !{i32 786443, !713, !396}
!720 = !{i32 90}
!721 = !{!722, !723}
!722 = !{i32 99, !383}
!723 = !{i32 91, !386}
!724 = !{i32 86}
!725 = !{!726, !727}
!726 = !{i32 93, !383}
!727 = !{i32 87, !386}
!728 = !{i32 83}
!729 = !{!730, !731}
!730 = !{i32 94, !383}
!731 = !{i32 84, !386}
!732 = !{i32 102}
!733 = !{!686, !679, !680}
!734 = !{i32 103}
!735 = !{i32 84}
!736 = !{!737, !691, !738}
!737 = !{i32 94, !373}
!738 = !{i32 83, !427}
!739 = !{i32 87}
!740 = !{!741, !696, !742}
!741 = !{i32 93, !373}
!742 = !{i32 86, !427}
!743 = !{i32 89}
!744 = !{!745, !746}
!745 = !{i32 92, !373}
!746 = !{i32 88, !427}
!747 = !{i32 91}
!748 = !{!749, !750}
!749 = !{i32 99, !373}
!750 = !{i32 90, !427}
!751 = !{i32 0, i32 0, i32 6, i32 1}
!752 = !{i32 85}
!753 = !{!726, !754}
!754 = !{i32 87, !383}
!755 = !{i32 82}
!756 = !{!730, !757}
!757 = !{i32 84, !383}
!758 = !{i32 143}
!759 = !{!680}
!760 = !{i32 144}
!761 = !{i32 100}
!762 = !{!763, !764}
!763 = !{i32 95, !375}
!764 = !{i32 96, !373}
!765 = !{i32 142}
!766 = !{!767, !768}
!767 = !{i32 97, !375}
!768 = !{i32 98, !373}
!769 = !{i32 95}
!770 = !{!771, !772}
!771 = !{i32 100, !383}
!772 = !{i32 96, !386}
!773 = distinct !{!773, !774, !776, !777}
!774 = !{i32 272, i32 5, !775, null}
!775 = !{i32 786443, !714, i32 269, i32 5, !396, i32 0}
!776 = !{!"llvm.loop.name", !"encode_label1"}
!777 = !{!"llvm.loop.tripcount", i32 22, i32 22, i32 22, !"user", !778}
!778 = !{i32 270, i32 9, !779, null}
!779 = !{i32 786443, !775, !396}
!780 = !{i32 97}
!781 = !{!782, !783}
!782 = !{i32 142, !383}
!783 = !{i32 98, !386}
!784 = !{i32 104}
!785 = !{!686, !679, !786}
!786 = !{i32 80, !787}
!787 = !{!"WAR", i32 1, !"<", i32 2, i1 true}
!788 = !{i32 80}
!789 = !{!790, !791, !792, !793, !794, !795, !796, !797, !798}
!790 = !{i32 105, !375}
!791 = !{i32 101, !375}
!792 = !{i32 143, !375}
!793 = !{i32 144, !375}
!794 = !{i32 102, !375}
!795 = !{i32 103, !375}
!796 = !{i32 81, !373}
!797 = !{i32 79, !373}
!798 = !{i32 104, !799}
!799 = !{!"RAW", i32 1, !">", i32 2, i1 true}
!800 = !{i32 96}
!801 = !{!802, !803}
!802 = !{i32 100, !373}
!803 = !{i32 95, !427}
!804 = !{i32 98}
!805 = !{!806, !807}
!806 = !{i32 142, !373}
!807 = !{i32 97, !427}
!808 = !{i32 81}
!809 = !{!791, !794, !795, !810, !811}
!810 = !{i32 104, !375}
!811 = !{i32 80, !373}
!812 = !{i32 79}
!813 = !{!790, !794, !795, !810, !811}
!814 = !{i32 115}
!815 = !{!816}
!816 = !{i32 106, !817}
!817 = !{!"Unknown", !"indep"}
!818 = !{i32 121}
!819 = !{!820}
!820 = !{i32 107, !383}
!821 = !{i32 119}
!822 = !{!823}
!823 = !{i32 108, !383}
!824 = !{i32 120}
!825 = !{!826}
!826 = !{i32 109, !383}
!827 = !{i32 118}
!828 = !{!829}
!829 = !{i32 110, !383}
!830 = !{i32 114}
!831 = !{!832}
!832 = !{i32 111, !383}
!833 = !{i32 31, i32 31, i32 0, i32 0}
!834 = !{i32 31, i32 31, i32 0, i32 1}
!835 = !{i32 113}
!836 = !{!837}
!837 = !{i32 112, !383}
!838 = !{i32 112}
!839 = !{!840}
!840 = !{i32 113, !375}
!841 = !{i32 111}
!842 = !{!843}
!843 = !{i32 114, !375}
!844 = !{i32 106}
!845 = !{!846}
!846 = !{i32 115, !817}
!847 = !{i32 123}
!848 = !{!849}
!849 = !{i32 116, !383}
!850 = !{i32 122}
!851 = !{!852}
!852 = !{i32 117, !383}
!853 = !{i32 110}
!854 = !{!855}
!855 = !{i32 118, !375}
!856 = !{i32 108}
!857 = !{!858}
!858 = !{i32 119, !375}
!859 = !{i32 109}
!860 = !{!861}
!861 = !{i32 120, !375}
!862 = !{i32 107}
!863 = !{!864}
!864 = !{i32 121, !375}
!865 = !{i32 117}
!866 = !{!867}
!867 = !{i32 122, !375}
!868 = !{i32 116}
!869 = !{!870}
!870 = !{i32 123, !375}
!871 = !{i32 133}
!872 = !{!873}
!873 = !{i32 124, !817}
!874 = !{i32 139}
!875 = !{!876}
!876 = !{i32 125, !383}
!877 = !{i32 137}
!878 = !{!879}
!879 = !{i32 126, !383}
!880 = !{i32 138}
!881 = !{!882}
!882 = !{i32 127, !383}
!883 = !{i32 136}
!884 = !{!885}
!885 = !{i32 128, !383}
!886 = !{i32 132}
!887 = !{!888}
!888 = !{i32 129, !383}
!889 = !{i32 29, i32 29, i32 0, i32 0}
!890 = !{i32 25, i32 25, i32 0, i32 0}
!891 = !{i32 25, i32 25, i32 0, i32 2}
!892 = !{i32 14, i32 14, i32 0, i32 2}
!893 = !{i32 29, i32 29, i32 0, i32 1}
!894 = !{i32 29, i32 29, i32 0, i32 2}
!895 = !{i32 131}
!896 = !{!897}
!897 = !{i32 130, !383}
!898 = !{i32 130}
!899 = !{!900}
!900 = !{i32 131, !375}
!901 = !{i32 129}
!902 = !{!903}
!903 = !{i32 132, !375}
!904 = !{i32 124}
!905 = !{!906}
!906 = !{i32 133, !817}
!907 = !{i32 141}
!908 = !{!909}
!909 = !{i32 134, !383}
!910 = !{i32 140}
!911 = !{!912}
!912 = !{i32 135, !383}
!913 = !{i32 128}
!914 = !{!915}
!915 = !{i32 136, !375}
!916 = !{i32 126}
!917 = !{!918}
!918 = !{i32 137, !375}
!919 = !{i32 127}
!920 = !{!921}
!921 = !{i32 138, !375}
!922 = !{i32 125}
!923 = !{!924}
!924 = !{i32 139, !375}
!925 = !{i32 135}
!926 = !{!927}
!927 = !{i32 140, !375}
!928 = !{i32 134}
!929 = !{!930}
!930 = !{i32 141, !375}
!931 = !{i32 22}
!932 = !{!933}
!933 = !{i32 13, !817}
!934 = !{i32 28}
!935 = !{!936}
!936 = !{i32 14, !383}
!937 = !{i32 26}
!938 = !{!939}
!939 = !{i32 15, !383}
!940 = !{i32 27}
!941 = !{!942}
!942 = !{i32 16, !383}
!943 = !{i32 25}
!944 = !{!945}
!945 = !{i32 17, !383}
!946 = !{i32 21}
!947 = !{!948}
!948 = !{i32 18, !383}
!949 = !{i32 20}
!950 = !{!951}
!951 = !{i32 19, !383}
!952 = !{i32 19}
!953 = !{!954}
!954 = !{i32 20, !375}
!955 = !{i32 18}
!956 = !{!957}
!957 = !{i32 21, !375}
!958 = !{i32 13}
!959 = !{!960}
!960 = !{i32 22, !817}
!961 = !{i32 30}
!962 = !{!963}
!963 = !{i32 23, !383}
!964 = !{i32 29}
!965 = !{!966}
!966 = !{i32 24, !383}
!967 = !{i32 17}
!968 = !{!969}
!969 = !{i32 25, !375}
!970 = !{i32 15}
!971 = !{!972}
!972 = !{i32 26, !375}
!973 = !{i32 16}
!974 = !{!975}
!975 = !{i32 27, !375}
!976 = !{i32 14}
!977 = !{!978}
!978 = !{i32 28, !375}
!979 = !{i32 24}
!980 = !{!981}
!981 = !{i32 29, !375}
!982 = !{i32 23}
!983 = !{!984}
!984 = !{i32 30, !375}
!985 = !{i32 40}
!986 = !{!987}
!987 = !{i32 31, !817}
!988 = !{i32 46}
!989 = !{!990}
!990 = !{i32 32, !383}
!991 = !{i32 44}
!992 = !{!993}
!993 = !{i32 33, !383}
!994 = !{i32 45}
!995 = !{!996}
!996 = !{i32 34, !383}
!997 = !{i32 43}
!998 = !{!999}
!999 = !{i32 35, !383}
!1000 = !{i32 39}
!1001 = !{!1002}
!1002 = !{i32 36, !383}
!1003 = !{i32 38}
!1004 = !{!1005}
!1005 = !{i32 37, !383}
!1006 = !{i32 37}
!1007 = !{!1008}
!1008 = !{i32 38, !375}
!1009 = !{i32 36}
!1010 = !{!1011}
!1011 = !{i32 39, !375}
!1012 = !{i32 31}
!1013 = !{!1014}
!1014 = !{i32 40, !817}
!1015 = !{i32 48}
!1016 = !{!1017}
!1017 = !{i32 41, !383}
!1018 = !{i32 47}
!1019 = !{!1020}
!1020 = !{i32 42, !383}
!1021 = !{i32 35}
!1022 = !{!1023}
!1023 = !{i32 43, !375}
!1024 = !{i32 33}
!1025 = !{!1026}
!1026 = !{i32 44, !375}
!1027 = !{i32 34}
!1028 = !{!1029}
!1029 = !{i32 45, !375}
!1030 = !{i32 32}
!1031 = !{!1032}
!1032 = !{i32 46, !375}
!1033 = !{i32 42}
!1034 = !{!1035}
!1035 = !{i32 47, !375}
!1036 = !{i32 41}
!1037 = !{!1038}
!1038 = !{i32 48, !375}
!1039 = !{i32 59}
!1040 = !{!1041, !1042}
!1041 = !{i32 49, !375}
!1042 = !{i32 50, !373}
!1043 = !{i32 61}
!1044 = !{!1045, !1046, !1047}
!1045 = !{i32 51, !375}
!1046 = !{i32 52, !375}
!1047 = !{i32 53, !373}
!1048 = !{i32 60}
!1049 = !{!1050, !1051, !1052}
!1050 = !{i32 54, !375}
!1051 = !{i32 55, !375}
!1052 = !{i32 56, !373}
!1053 = !{i32 68}
!1054 = !{!1055, !1056}
!1055 = !{i32 57, !375}
!1056 = !{i32 58, !373}
!1057 = !{i32 49}
!1058 = !{!1059, !1060}
!1059 = !{i32 59, !383}
!1060 = !{i32 50, !386}
!1061 = distinct !{!1061, !1062, !1068, !1069}
!1062 = !{i32 393, i32 5, !1063, null}
!1063 = !{i32 786443, !1064, i32 389, i32 5, !396, i32 0}
!1064 = !{i32 786443, !1065, !396}
!1065 = !{i32 786478, i32 0, !396, !"decode", !"decode", null, !396, i32 331, !1066, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i8)* @decode, null, null, !402, i32 331}
!1066 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !1067, i32 0, i32 0}
!1067 = !{null, !399}
!1068 = !{!"llvm.loop.name", !"decode_label2"}
!1069 = !{!"llvm.loop.tripcount", i32 10, i32 10, i32 10, !"user", !1070}
!1070 = !{i32 390, i32 9, !1071, null}
!1071 = !{i32 786443, !1063, !396}
!1072 = !{i32 57}
!1073 = !{!1074, !1075}
!1074 = !{i32 68, !383}
!1075 = !{i32 58, !386}
!1076 = !{i32 55}
!1077 = !{!1078, !1079}
!1078 = !{i32 60, !383}
!1079 = !{i32 56, !386}
!1080 = !{i32 52}
!1081 = !{!1082, !1083}
!1082 = !{i32 61, !383}
!1083 = !{i32 53, !386}
!1084 = !{i32 72}
!1085 = !{!1086, !1087}
!1086 = !{i32 69, !383}
!1087 = !{i32 62, !383}
!1088 = !{i32 74}
!1089 = !{!1090, !1091}
!1090 = !{i32 70, !383}
!1091 = !{i32 63, !383}
!1092 = !{i32 50}
!1093 = !{!1094, !1095}
!1094 = !{i32 59, !373}
!1095 = !{i32 49, !427}
!1096 = !{i32 53}
!1097 = !{!1098, !1045, !1099}
!1098 = !{i32 61, !373}
!1099 = !{i32 52, !427}
!1100 = !{i32 56}
!1101 = !{!1102, !1050, !1103}
!1102 = !{i32 60, !373}
!1103 = !{i32 55, !427}
!1104 = !{i32 58}
!1105 = !{!1106, !1107}
!1106 = !{i32 68, !373}
!1107 = !{i32 57, !427}
!1108 = !{i32 54}
!1109 = !{!1078, !1110}
!1110 = !{i32 56, !383}
!1111 = !{i32 51}
!1112 = !{!1082, !1113}
!1113 = !{i32 53, !383}
!1114 = !{i32 46, i32 46, i32 0, i32 2}
!1115 = !{i32 77}
!1116 = !{!1087}
!1117 = !{i32 46, i32 46, i32 0, i32 1}
!1118 = !{i32 78}
!1119 = !{!1091}
!1120 = !{i32 71}
!1121 = !{!1122, !1123}
!1122 = !{i32 64, !375}
!1123 = !{i32 65, !373}
!1124 = !{i32 76}
!1125 = !{!1126, !1127}
!1126 = !{i32 66, !375}
!1127 = !{i32 67, !373}
!1128 = !{i32 64}
!1129 = !{!1130, !1131}
!1130 = !{i32 71, !383}
!1131 = !{i32 65, !386}
!1132 = distinct !{!1132, !1133, !1135, !1136}
!1133 = !{i32 409, i32 5, !1134, null}
!1134 = !{i32 786443, !1064, i32 405, i32 5, !396, i32 0}
!1135 = !{!"llvm.loop.name", !"decode_label3"}
!1136 = !{!"llvm.loop.tripcount", i32 10, i32 10, i32 10, !"user", !1137}
!1137 = !{i32 406, i32 9, !1138, null}
!1138 = !{i32 786443, !1134, !396}
!1139 = !{i32 66}
!1140 = !{!1141, !1142}
!1141 = !{i32 76, !383}
!1142 = !{i32 67, !386}
!1143 = !{i32 73}
!1144 = !{!1086, !1145}
!1145 = !{i32 62, !1146}
!1146 = !{!"WAR", i32 1, !"<", i32 1, i1 true}
!1147 = !{i32 62}
!1148 = !{!1149, !1150, !1151, !1152}
!1149 = !{i32 77, !375}
!1150 = !{i32 72, !375}
!1151 = !{i32 69, !373}
!1152 = !{i32 73, !1153}
!1153 = !{!"RAW", i32 1, !">", i32 1, i1 true}
!1154 = !{i32 75}
!1155 = !{!1090, !1156}
!1156 = !{i32 63, !1146}
!1157 = !{i32 63}
!1158 = !{!1159, !1160, !1161, !1162}
!1159 = !{i32 78, !375}
!1160 = !{i32 74, !375}
!1161 = !{i32 70, !373}
!1162 = !{i32 75, !1153}
!1163 = !{i32 65}
!1164 = !{!1165, !1166}
!1165 = !{i32 71, !373}
!1166 = !{i32 64, !427}
!1167 = !{i32 67}
!1168 = !{!1169, !1170}
!1169 = !{i32 76, !373}
!1170 = !{i32 66, !427}
!1171 = !{i32 69}
!1172 = !{!1150, !1173, !1174}
!1173 = !{i32 73, !375}
!1174 = !{i32 62, !373}
!1175 = !{i32 70}
!1176 = !{!1160, !1177, !1178}
!1177 = !{i32 75, !375}
!1178 = !{i32 63, !373}
!1179 = !{!1}
!1180 = !{i32 7}
!1181 = !{!1182, !1183}
!1182 = !{i32 0, !817}
!1183 = !{i32 1, !817}
!1184 = !{i32 4}
!1185 = !{!1186, !1187}
!1186 = !{i32 2, !375}
!1187 = !{i32 3, !373}
!1188 = !{i32 2}
!1189 = !{!1190, !1191}
!1190 = !{i32 4, !383}
!1191 = !{i32 3, !386}
!1192 = distinct !{!1192, !1193, !1201, !1202}
!1193 = !{i32 220, i32 5, !1194, null}
!1194 = !{i32 786443, !1195, i32 217, i32 5, !396, i32 0}
!1195 = !{i32 786443, !1196, !396}
!1196 = !{i32 786478, i32 0, !396, !"adpcm_main", !"adpcm_main", null, !396, i32 207, !1197, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void ([100 x i32]*, [50 x i32]*, [100 x i32]*)* @adpcm_main, null, null, !402, i32 211}
!1197 = !{i32 786453, i32 0, !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, !1198, i32 0, i32 0}
!1198 = !{null, !1199, !400, !400}
!1199 = !{i32 786447, null, !"", !401, i32 0, i64 64, i64 0, i32 0, i32 0, !1200}
!1200 = !{i32 786470, null, !"", !401, i32 0, i64 0, i64 0, i32 0, i32 0, !399}
!1201 = !{!"llvm.loop.name", !"adpcm_main_label12"}
!1202 = !{!"llvm.loop.tripcount", i32 50, i32 50, i32 50, !"user", !1203}
!1203 = !{i32 218, i32 9, !1204, null}
!1204 = !{i32 786443, !1194, !396}
!1205 = !{i32 9}
!1206 = !{!1207, !1208}
!1207 = !{i32 5, !375}
!1208 = !{i32 6, !373}
!1209 = !{i32 7, i32 7, i32 0, i32 2}
!1210 = !{!1211, !1212}
!1211 = !{i32 7, !817}
!1212 = !{i32 1, !375}
!1213 = !{i32 10}
!1214 = !{!1215}
!1215 = !{i32 8, !375}
!1216 = !{i32 3}
!1217 = !{!1218, !1219}
!1218 = !{i32 4, !373}
!1219 = !{i32 2, !427}
!1220 = !{i32 5}
!1221 = !{!1222, !1223}
!1222 = !{i32 9, !383}
!1223 = !{i32 6, !386}
!1224 = distinct !{!1224, !1225, !1227, !1228}
!1225 = !{i32 228, i32 5, !1226, null}
!1226 = !{i32 786443, !1195, i32 223, i32 5, !396, i32 0}
!1227 = !{!"llvm.loop.name", !"adpcm_main_label13"}
!1228 = !{!"llvm.loop.tripcount", i32 50, i32 50, i32 50, !"user", !1229}
!1229 = !{i32 224, i32 9, !1230, null}
!1230 = !{i32 786443, !1226, !396}
!1231 = !{i32 8}
!1232 = !{!1233}
!1233 = !{i32 10, !383}
!1234 = !{i32 1}
!1235 = !{!1211, !1236, !1237, !1238}
!1236 = !{i32 0, !383}
!1237 = !{i32 11, !427}
!1238 = !{i32 12, !427}
!1239 = !{i32 11}
!1240 = !{!1241}
!1241 = !{i32 1, !386}
!1242 = !{i32 12}
!1243 = !{i32 6}
!1244 = !{!1245, !1246}
!1245 = !{i32 9, !373}
!1246 = !{i32 5, !427}
