Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado_Application/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'test_data' [C:/Users/DeLL/Desktop/Microprocessor/single_cycle_mips/single_cycle_mips.srcs/sources_1/new/datapath.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.dff_en
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.demux_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.alu_main
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
