// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_cordic_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] y_in;
input  [31:0] x_in;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] c_reg_80;
reg   [31:0] c_reg_80_pp0_iter13_reg;
wire   [31:0] grp_atan2_generic_float_s_fu_169_ap_return;
reg   [31:0] reg_186;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_demorgan_reg_538;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter9_reg;
reg   [0:0] tmp_1793_demorgan_reg_542;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter9_reg;
reg   [0:0] or_cond_reg_550;
reg   [0:0] or_cond_reg_550_pp0_iter9_reg;
reg   [0:0] or_cond17_reg_558;
reg   [0:0] or_cond17_reg_558_pp0_iter9_reg;
reg   [0:0] tmp_s_reg_546;
reg   [0:0] tmp_s_reg_546_pp0_iter9_reg;
reg   [0:0] tmp_703_reg_554;
reg   [0:0] tmp_703_reg_554_pp0_iter9_reg;
reg   [0:0] tmp_1817_demorgan_reg_562;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter9_reg;
reg   [0:0] tmp_1819_demorgan_reg_566;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter9_reg;
reg   [0:0] tmp_i8_reg_582;
reg   [0:0] tmp_i8_reg_582_pp0_iter9_reg;
reg   [0:0] tmp_468_reg_586;
reg   [0:0] tmp_468_reg_586_pp0_iter9_reg;
reg   [31:0] reg_186_pp0_iter11_reg;
reg   [0:0] p_Result_241_reg_521;
reg   [0:0] p_Result_241_reg_521_pp0_iter1_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter2_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter3_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter4_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter5_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter6_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter7_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter8_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter9_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter10_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter11_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter12_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter13_reg;
reg   [0:0] p_Result_241_reg_521_pp0_iter14_reg;
reg   [0:0] p_Result_s_reg_526;
reg   [0:0] p_Result_s_reg_526_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter9_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter10_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter11_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter12_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter13_reg;
reg   [0:0] p_Result_s_reg_526_pp0_iter14_reg;
wire   [0:0] tmp_demorgan_fu_256_p2;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter1_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter2_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter3_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter4_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter5_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter6_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter7_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter8_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter10_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter11_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter12_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter13_reg;
reg   [0:0] tmp_demorgan_reg_538_pp0_iter14_reg;
wire   [0:0] tmp_1793_demorgan_fu_274_p2;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter1_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter2_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter3_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter4_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter5_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter6_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter7_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter8_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter10_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter11_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter12_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter13_reg;
reg   [0:0] tmp_1793_demorgan_reg_542_pp0_iter14_reg;
wire   [0:0] tmp_s_fu_280_p2;
reg   [0:0] tmp_s_reg_546_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter6_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter7_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter8_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter10_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter11_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter12_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter13_reg;
reg   [0:0] tmp_s_reg_546_pp0_iter14_reg;
wire   [0:0] or_cond_fu_292_p2;
reg   [0:0] or_cond_reg_550_pp0_iter1_reg;
reg   [0:0] or_cond_reg_550_pp0_iter2_reg;
reg   [0:0] or_cond_reg_550_pp0_iter3_reg;
reg   [0:0] or_cond_reg_550_pp0_iter4_reg;
reg   [0:0] or_cond_reg_550_pp0_iter5_reg;
reg   [0:0] or_cond_reg_550_pp0_iter6_reg;
reg   [0:0] or_cond_reg_550_pp0_iter7_reg;
reg   [0:0] or_cond_reg_550_pp0_iter8_reg;
reg   [0:0] or_cond_reg_550_pp0_iter10_reg;
reg   [0:0] or_cond_reg_550_pp0_iter11_reg;
reg   [0:0] or_cond_reg_550_pp0_iter12_reg;
reg   [0:0] or_cond_reg_550_pp0_iter13_reg;
reg   [0:0] or_cond_reg_550_pp0_iter14_reg;
wire   [0:0] tmp_703_fu_298_p2;
reg   [0:0] tmp_703_reg_554_pp0_iter1_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter2_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter3_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter4_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter5_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter6_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter7_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter8_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter10_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter11_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter12_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter13_reg;
reg   [0:0] tmp_703_reg_554_pp0_iter14_reg;
wire   [0:0] or_cond17_fu_310_p2;
reg   [0:0] or_cond17_reg_558_pp0_iter1_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter2_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter3_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter4_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter5_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter6_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter7_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter8_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter10_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter11_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter12_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter13_reg;
reg   [0:0] or_cond17_reg_558_pp0_iter14_reg;
wire   [0:0] tmp_1817_demorgan_fu_316_p2;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter1_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter2_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter3_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter4_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter5_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter6_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter7_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter8_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter10_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter11_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter12_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter13_reg;
reg   [0:0] tmp_1817_demorgan_reg_562_pp0_iter14_reg;
wire   [0:0] tmp_1819_demorgan_fu_322_p2;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter1_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter2_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter3_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter4_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter5_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter6_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter7_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter8_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter10_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter11_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter12_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter13_reg;
reg   [0:0] tmp_1819_demorgan_reg_566_pp0_iter14_reg;
wire   [31:0] a_fu_340_p1;
wire   [31:0] b_fu_359_p1;
wire   [0:0] tmp_i8_fu_366_p2;
reg   [0:0] tmp_i8_reg_582_pp0_iter1_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter2_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter3_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter4_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter5_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter6_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter7_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter8_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter10_reg;
reg   [0:0] tmp_i8_reg_582_pp0_iter11_reg;
wire   [0:0] tmp_468_fu_402_p2;
reg   [0:0] tmp_468_reg_586_pp0_iter1_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter2_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter3_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter4_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter5_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter6_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter7_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter8_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter10_reg;
reg   [0:0] tmp_468_reg_586_pp0_iter11_reg;
wire   [31:0] grp_fu_175_p2;
reg   [31:0] m_fu_411_p4;
reg   [31:0] m_reg_595;
reg   [31:0] m_reg_595_pp0_iter13_reg;
wire   [31:0] tmp_707_fu_430_p1;
wire   [31:0] tmp_706_fu_444_p1;
wire   [31:0] p_s_fu_448_p3;
wire   [31:0] ret_i_i_i6_fu_462_p1;
wire   [31:0] ret_i_i_i5_fu_473_p1;
wire   [31:0] ret_i_i_i4_fu_484_p1;
wire   [31:0] ret_i_i_i3_fu_495_p1;
wire   [31:0] ret_i_i_i2_fu_506_p1;
wire   [31:0] ret_i_i_i1_fu_517_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] grp_atan2_generic_float_s_fu_169_y_in;
reg   [31:0] grp_atan2_generic_float_s_fu_169_x_in;
reg    grp_atan2_generic_float_s_fu_169_ap_ce;
reg    ap_predicate_op80_call_state1;
reg    ap_predicate_op81_call_state1;
wire   [31:0] ap_phi_reg_pp0_iter11_c_reg_80;
reg   [31:0] ap_phi_reg_pp0_iter12_c_reg_80;
wire   [31:0] ap_phi_reg_pp0_iter0_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter1_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter2_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter3_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter4_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter5_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter6_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter7_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter8_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter9_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter10_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter11_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter12_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter13_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter14_p_1_reg_94;
reg   [31:0] ap_phi_reg_pp0_iter15_p_1_reg_94;
reg   [31:0] ap_phi_mux_UnifiedRetVal_phi_fu_162_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159;
reg   [31:0] ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159;
reg   [31:0] grp_fu_175_p0;
reg   [31:0] grp_fu_175_p1;
wire    ap_block_pp0_stage1;
wire   [31:0] tmp_467_fu_182_p0;
wire   [31:0] tmp_467_fu_182_p1;
wire   [31:0] p_Val2_s_fu_192_p1;
wire   [31:0] p_Val2_217_fu_218_p1;
wire   [7:0] loc_V_28_fu_230_p4;
wire   [22:0] loc_V_29_fu_240_p1;
wire   [0:0] tmp_i_fu_244_p2;
wire   [0:0] tmp_i_220_fu_250_p2;
wire   [7:0] loc_V_fu_204_p4;
wire   [22:0] loc_V_27_fu_214_p1;
wire   [0:0] tmp_i7_fu_262_p2;
wire   [0:0] tmp_i6_fu_268_p2;
wire   [0:0] tmp_702_fu_286_p2;
wire   [0:0] tmp_704_fu_304_p2;
wire   [30:0] tmp_fu_328_p1;
wire   [31:0] p_Result_248_fu_332_p3;
wire   [30:0] tmp_1496_fu_347_p1;
wire   [31:0] p_Result_249_fu_351_p3;
wire   [0:0] notlhs_fu_372_p2;
wire   [0:0] notlhs1_fu_384_p2;
wire   [0:0] tmp_464_fu_378_p2;
wire   [0:0] tmp_465_fu_390_p2;
wire   [0:0] tmp_466_fu_396_p2;
wire   [0:0] tmp_467_fu_182_p2;
wire   [31:0] tmp_705_fu_408_p1;
wire   [31:0] tmp_1848_to_int_fu_420_p1;
wire   [31:0] tmp_1848_neg_fu_424_p2;
wire   [31:0] tmp_1847_to_int_fu_434_p1;
wire   [31:0] tmp_1847_neg_fu_438_p2;
wire   [31:0] p_Result_247_fu_455_p3;
wire   [31:0] p_Result_246_fu_466_p3;
wire   [31:0] p_Result_245_fu_477_p3;
wire   [31:0] p_Result_244_fu_488_p3;
wire   [31:0] p_Result_243_fu_499_p3;
wire   [31:0] p_Result_242_fu_510_p3;
reg    ap_block_pp0_stage0_00001;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to14;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to15;
wire    ap_enable_pp0;
reg    ap_condition_983;
reg    ap_condition_988;
reg    ap_condition_990;
reg    ap_condition_906;
reg    ap_condition_491;
reg    ap_condition_460;
reg    ap_condition_946;
reg    ap_condition_954;
reg    ap_condition_957;
reg    ap_condition_961;
reg    ap_condition_964;
reg    ap_condition_967;
reg    ap_condition_481;
reg    ap_condition_970;
reg    ap_condition_486;
reg    ap_condition_523;
reg    ap_condition_519;
reg    ap_condition_513;
reg    ap_condition_508;
reg    ap_condition_503;
reg    ap_condition_496;
reg    ap_condition_1017;
reg    ap_condition_26;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

atan2_generic_float_s grp_atan2_generic_float_s_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .y_in(grp_atan2_generic_float_s_fu_169_y_in),
    .x_in(grp_atan2_generic_float_s_fu_169_x_in),
    .ap_return(grp_atan2_generic_float_s_fu_169_ap_return),
    .ap_ce(grp_atan2_generic_float_s_fu_169_ap_ce)
);

SIFT2_Core_fsub_35jm #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fsub_35jm_U912(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_175_p0),
    .din1(grp_fu_175_p1),
    .ce(1'b1),
    .dout(grp_fu_175_p2)
);

SIFT2_Core_fcmp_3ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
SIFT2_Core_fcmp_3ibs_U913(
    .din0(tmp_467_fu_182_p0),
    .din1(tmp_467_fu_182_p1),
    .opcode(5'd2),
    .dout(tmp_467_fu_182_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if (((ap_enable_reg_pp0_iter14 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_468_reg_586_pp0_iter11_reg == 1'd0) & (tmp_i8_reg_582_pp0_iter11_reg == 1'd0) & (tmp_1819_demorgan_reg_566_pp0_iter11_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter11_reg == 1'd0) & (or_cond17_reg_558_pp0_iter11_reg == 1'd0) & (tmp_703_reg_554_pp0_iter11_reg == 1'd0) & (or_cond_reg_550_pp0_iter11_reg == 1'd0) & (tmp_s_reg_546_pp0_iter11_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter11_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_c_reg_80 <= reg_186_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_468_reg_586_pp0_iter11_reg == 1'd1) & (tmp_i8_reg_582_pp0_iter11_reg == 1'd0) & (tmp_1819_demorgan_reg_566_pp0_iter11_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter11_reg == 1'd0) & (or_cond17_reg_558_pp0_iter11_reg == 1'd0) & (tmp_703_reg_554_pp0_iter11_reg == 1'd0) & (or_cond_reg_550_pp0_iter11_reg == 1'd0) & (tmp_s_reg_546_pp0_iter11_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter11_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_c_reg_80 <= grp_fu_175_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter12_c_reg_80 <= ap_phi_reg_pp0_iter11_c_reg_80;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_906)) begin
        if ((1'b1 == ap_condition_990)) begin
            ap_phi_reg_pp0_iter13_p_1_reg_94 <= 32'd0;
        end else if ((1'b1 == ap_condition_988)) begin
            ap_phi_reg_pp0_iter13_p_1_reg_94 <= 32'd1061752795;
        end else if ((1'b1 == ap_condition_983)) begin
            ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_phi_reg_pp0_iter12_c_reg_80;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_phi_reg_pp0_iter12_p_1_reg_94;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_460)) begin
        if ((1'b1 == ap_condition_491)) begin
            ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159 <= p_s_fu_448_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_460)) begin
        if ((1'b1 == ap_condition_1017)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd0;
        end else if ((1'b1 == ap_condition_496)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i6_fu_462_p1;
        end else if ((1'b1 == ap_condition_503)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i5_fu_473_p1;
        end else if ((1'b1 == ap_condition_508)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i4_fu_484_p1;
        end else if ((1'b1 == ap_condition_513)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i3_fu_495_p1;
        end else if ((1'b1 == ap_condition_519)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i2_fu_506_p1;
        end else if ((1'b1 == ap_condition_523)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i1_fu_517_p1;
        end else if (((tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd1) | (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd2147483647;
        end else if ((1'b1 == ap_condition_486)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= tmp_706_fu_444_p1;
        end else if ((1'b1 == ap_condition_970)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= grp_fu_175_p2;
        end else if ((1'b1 == ap_condition_481)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= tmp_707_fu_430_p1;
        end else if ((1'b1 == ap_condition_967)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_964)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd1078530011;
        end else if ((1'b1 == ap_condition_961)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd3226013659;
        end else if ((1'b1 == ap_condition_957)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd3209236443;
        end else if ((1'b1 == ap_condition_954)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd1075235812;
        end else if ((1'b1 == ap_condition_946)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= 32'd3222719460;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_phi_reg_pp0_iter14_p_1_reg_94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter10_p_1_reg_94 <= ap_phi_reg_pp0_iter9_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter11_p_1_reg_94 <= ap_phi_reg_pp0_iter10_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter12_p_1_reg_94 <= ap_phi_reg_pp0_iter11_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159;
        c_reg_80 <= ap_phi_reg_pp0_iter12_c_reg_80;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter14_p_1_reg_94 <= ap_phi_reg_pp0_iter13_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter1_p_1_reg_94 <= ap_phi_reg_pp0_iter0_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter2_p_1_reg_94 <= ap_phi_reg_pp0_iter1_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter3_p_1_reg_94 <= ap_phi_reg_pp0_iter2_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter4_p_1_reg_94 <= ap_phi_reg_pp0_iter3_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter5_p_1_reg_94 <= ap_phi_reg_pp0_iter4_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter6_p_1_reg_94 <= ap_phi_reg_pp0_iter5_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter7_p_1_reg_94 <= ap_phi_reg_pp0_iter6_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter8_p_1_reg_94 <= ap_phi_reg_pp0_iter7_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159;
        ap_phi_reg_pp0_iter9_p_1_reg_94 <= ap_phi_reg_pp0_iter8_p_1_reg_94;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        c_reg_80_pp0_iter13_reg <= c_reg_80;
        m_reg_595_pp0_iter13_reg <= m_reg_595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond17_reg_558_pp0_iter12_reg == 1'd0) & (tmp_703_reg_554_pp0_iter12_reg == 1'd0) & (or_cond_reg_550_pp0_iter12_reg == 1'd0) & (tmp_s_reg_546_pp0_iter12_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter12_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_reg_595 <= m_fu_411_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond17_reg_558 <= or_cond17_fu_310_p2;
        tmp_703_reg_554 <= tmp_703_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond17_reg_558_pp0_iter10_reg <= or_cond17_reg_558_pp0_iter9_reg;
        or_cond17_reg_558_pp0_iter11_reg <= or_cond17_reg_558_pp0_iter10_reg;
        or_cond17_reg_558_pp0_iter12_reg <= or_cond17_reg_558_pp0_iter11_reg;
        or_cond17_reg_558_pp0_iter13_reg <= or_cond17_reg_558_pp0_iter12_reg;
        or_cond17_reg_558_pp0_iter14_reg <= or_cond17_reg_558_pp0_iter13_reg;
        or_cond17_reg_558_pp0_iter1_reg <= or_cond17_reg_558;
        or_cond17_reg_558_pp0_iter2_reg <= or_cond17_reg_558_pp0_iter1_reg;
        or_cond17_reg_558_pp0_iter3_reg <= or_cond17_reg_558_pp0_iter2_reg;
        or_cond17_reg_558_pp0_iter4_reg <= or_cond17_reg_558_pp0_iter3_reg;
        or_cond17_reg_558_pp0_iter5_reg <= or_cond17_reg_558_pp0_iter4_reg;
        or_cond17_reg_558_pp0_iter6_reg <= or_cond17_reg_558_pp0_iter5_reg;
        or_cond17_reg_558_pp0_iter7_reg <= or_cond17_reg_558_pp0_iter6_reg;
        or_cond17_reg_558_pp0_iter8_reg <= or_cond17_reg_558_pp0_iter7_reg;
        or_cond17_reg_558_pp0_iter9_reg <= or_cond17_reg_558_pp0_iter8_reg;
        or_cond_reg_550_pp0_iter10_reg <= or_cond_reg_550_pp0_iter9_reg;
        or_cond_reg_550_pp0_iter11_reg <= or_cond_reg_550_pp0_iter10_reg;
        or_cond_reg_550_pp0_iter12_reg <= or_cond_reg_550_pp0_iter11_reg;
        or_cond_reg_550_pp0_iter13_reg <= or_cond_reg_550_pp0_iter12_reg;
        or_cond_reg_550_pp0_iter14_reg <= or_cond_reg_550_pp0_iter13_reg;
        or_cond_reg_550_pp0_iter1_reg <= or_cond_reg_550;
        or_cond_reg_550_pp0_iter2_reg <= or_cond_reg_550_pp0_iter1_reg;
        or_cond_reg_550_pp0_iter3_reg <= or_cond_reg_550_pp0_iter2_reg;
        or_cond_reg_550_pp0_iter4_reg <= or_cond_reg_550_pp0_iter3_reg;
        or_cond_reg_550_pp0_iter5_reg <= or_cond_reg_550_pp0_iter4_reg;
        or_cond_reg_550_pp0_iter6_reg <= or_cond_reg_550_pp0_iter5_reg;
        or_cond_reg_550_pp0_iter7_reg <= or_cond_reg_550_pp0_iter6_reg;
        or_cond_reg_550_pp0_iter8_reg <= or_cond_reg_550_pp0_iter7_reg;
        or_cond_reg_550_pp0_iter9_reg <= or_cond_reg_550_pp0_iter8_reg;
        p_Result_241_reg_521 <= p_Val2_s_fu_192_p1[32'd31];
        p_Result_241_reg_521_pp0_iter10_reg <= p_Result_241_reg_521_pp0_iter9_reg;
        p_Result_241_reg_521_pp0_iter11_reg <= p_Result_241_reg_521_pp0_iter10_reg;
        p_Result_241_reg_521_pp0_iter12_reg <= p_Result_241_reg_521_pp0_iter11_reg;
        p_Result_241_reg_521_pp0_iter13_reg <= p_Result_241_reg_521_pp0_iter12_reg;
        p_Result_241_reg_521_pp0_iter14_reg <= p_Result_241_reg_521_pp0_iter13_reg;
        p_Result_241_reg_521_pp0_iter1_reg <= p_Result_241_reg_521;
        p_Result_241_reg_521_pp0_iter2_reg <= p_Result_241_reg_521_pp0_iter1_reg;
        p_Result_241_reg_521_pp0_iter3_reg <= p_Result_241_reg_521_pp0_iter2_reg;
        p_Result_241_reg_521_pp0_iter4_reg <= p_Result_241_reg_521_pp0_iter3_reg;
        p_Result_241_reg_521_pp0_iter5_reg <= p_Result_241_reg_521_pp0_iter4_reg;
        p_Result_241_reg_521_pp0_iter6_reg <= p_Result_241_reg_521_pp0_iter5_reg;
        p_Result_241_reg_521_pp0_iter7_reg <= p_Result_241_reg_521_pp0_iter6_reg;
        p_Result_241_reg_521_pp0_iter8_reg <= p_Result_241_reg_521_pp0_iter7_reg;
        p_Result_241_reg_521_pp0_iter9_reg <= p_Result_241_reg_521_pp0_iter8_reg;
        p_Result_s_reg_526 <= p_Val2_217_fu_218_p1[32'd31];
        p_Result_s_reg_526_pp0_iter10_reg <= p_Result_s_reg_526_pp0_iter9_reg;
        p_Result_s_reg_526_pp0_iter11_reg <= p_Result_s_reg_526_pp0_iter10_reg;
        p_Result_s_reg_526_pp0_iter12_reg <= p_Result_s_reg_526_pp0_iter11_reg;
        p_Result_s_reg_526_pp0_iter13_reg <= p_Result_s_reg_526_pp0_iter12_reg;
        p_Result_s_reg_526_pp0_iter14_reg <= p_Result_s_reg_526_pp0_iter13_reg;
        p_Result_s_reg_526_pp0_iter1_reg <= p_Result_s_reg_526;
        p_Result_s_reg_526_pp0_iter2_reg <= p_Result_s_reg_526_pp0_iter1_reg;
        p_Result_s_reg_526_pp0_iter3_reg <= p_Result_s_reg_526_pp0_iter2_reg;
        p_Result_s_reg_526_pp0_iter4_reg <= p_Result_s_reg_526_pp0_iter3_reg;
        p_Result_s_reg_526_pp0_iter5_reg <= p_Result_s_reg_526_pp0_iter4_reg;
        p_Result_s_reg_526_pp0_iter6_reg <= p_Result_s_reg_526_pp0_iter5_reg;
        p_Result_s_reg_526_pp0_iter7_reg <= p_Result_s_reg_526_pp0_iter6_reg;
        p_Result_s_reg_526_pp0_iter8_reg <= p_Result_s_reg_526_pp0_iter7_reg;
        p_Result_s_reg_526_pp0_iter9_reg <= p_Result_s_reg_526_pp0_iter8_reg;
        reg_186_pp0_iter11_reg <= reg_186;
        tmp_1793_demorgan_reg_542_pp0_iter10_reg <= tmp_1793_demorgan_reg_542_pp0_iter9_reg;
        tmp_1793_demorgan_reg_542_pp0_iter11_reg <= tmp_1793_demorgan_reg_542_pp0_iter10_reg;
        tmp_1793_demorgan_reg_542_pp0_iter12_reg <= tmp_1793_demorgan_reg_542_pp0_iter11_reg;
        tmp_1793_demorgan_reg_542_pp0_iter13_reg <= tmp_1793_demorgan_reg_542_pp0_iter12_reg;
        tmp_1793_demorgan_reg_542_pp0_iter14_reg <= tmp_1793_demorgan_reg_542_pp0_iter13_reg;
        tmp_1793_demorgan_reg_542_pp0_iter1_reg <= tmp_1793_demorgan_reg_542;
        tmp_1793_demorgan_reg_542_pp0_iter2_reg <= tmp_1793_demorgan_reg_542_pp0_iter1_reg;
        tmp_1793_demorgan_reg_542_pp0_iter3_reg <= tmp_1793_demorgan_reg_542_pp0_iter2_reg;
        tmp_1793_demorgan_reg_542_pp0_iter4_reg <= tmp_1793_demorgan_reg_542_pp0_iter3_reg;
        tmp_1793_demorgan_reg_542_pp0_iter5_reg <= tmp_1793_demorgan_reg_542_pp0_iter4_reg;
        tmp_1793_demorgan_reg_542_pp0_iter6_reg <= tmp_1793_demorgan_reg_542_pp0_iter5_reg;
        tmp_1793_demorgan_reg_542_pp0_iter7_reg <= tmp_1793_demorgan_reg_542_pp0_iter6_reg;
        tmp_1793_demorgan_reg_542_pp0_iter8_reg <= tmp_1793_demorgan_reg_542_pp0_iter7_reg;
        tmp_1793_demorgan_reg_542_pp0_iter9_reg <= tmp_1793_demorgan_reg_542_pp0_iter8_reg;
        tmp_1817_demorgan_reg_562_pp0_iter10_reg <= tmp_1817_demorgan_reg_562_pp0_iter9_reg;
        tmp_1817_demorgan_reg_562_pp0_iter11_reg <= tmp_1817_demorgan_reg_562_pp0_iter10_reg;
        tmp_1817_demorgan_reg_562_pp0_iter12_reg <= tmp_1817_demorgan_reg_562_pp0_iter11_reg;
        tmp_1817_demorgan_reg_562_pp0_iter13_reg <= tmp_1817_demorgan_reg_562_pp0_iter12_reg;
        tmp_1817_demorgan_reg_562_pp0_iter14_reg <= tmp_1817_demorgan_reg_562_pp0_iter13_reg;
        tmp_1817_demorgan_reg_562_pp0_iter1_reg <= tmp_1817_demorgan_reg_562;
        tmp_1817_demorgan_reg_562_pp0_iter2_reg <= tmp_1817_demorgan_reg_562_pp0_iter1_reg;
        tmp_1817_demorgan_reg_562_pp0_iter3_reg <= tmp_1817_demorgan_reg_562_pp0_iter2_reg;
        tmp_1817_demorgan_reg_562_pp0_iter4_reg <= tmp_1817_demorgan_reg_562_pp0_iter3_reg;
        tmp_1817_demorgan_reg_562_pp0_iter5_reg <= tmp_1817_demorgan_reg_562_pp0_iter4_reg;
        tmp_1817_demorgan_reg_562_pp0_iter6_reg <= tmp_1817_demorgan_reg_562_pp0_iter5_reg;
        tmp_1817_demorgan_reg_562_pp0_iter7_reg <= tmp_1817_demorgan_reg_562_pp0_iter6_reg;
        tmp_1817_demorgan_reg_562_pp0_iter8_reg <= tmp_1817_demorgan_reg_562_pp0_iter7_reg;
        tmp_1817_demorgan_reg_562_pp0_iter9_reg <= tmp_1817_demorgan_reg_562_pp0_iter8_reg;
        tmp_1819_demorgan_reg_566_pp0_iter10_reg <= tmp_1819_demorgan_reg_566_pp0_iter9_reg;
        tmp_1819_demorgan_reg_566_pp0_iter11_reg <= tmp_1819_demorgan_reg_566_pp0_iter10_reg;
        tmp_1819_demorgan_reg_566_pp0_iter12_reg <= tmp_1819_demorgan_reg_566_pp0_iter11_reg;
        tmp_1819_demorgan_reg_566_pp0_iter13_reg <= tmp_1819_demorgan_reg_566_pp0_iter12_reg;
        tmp_1819_demorgan_reg_566_pp0_iter14_reg <= tmp_1819_demorgan_reg_566_pp0_iter13_reg;
        tmp_1819_demorgan_reg_566_pp0_iter1_reg <= tmp_1819_demorgan_reg_566;
        tmp_1819_demorgan_reg_566_pp0_iter2_reg <= tmp_1819_demorgan_reg_566_pp0_iter1_reg;
        tmp_1819_demorgan_reg_566_pp0_iter3_reg <= tmp_1819_demorgan_reg_566_pp0_iter2_reg;
        tmp_1819_demorgan_reg_566_pp0_iter4_reg <= tmp_1819_demorgan_reg_566_pp0_iter3_reg;
        tmp_1819_demorgan_reg_566_pp0_iter5_reg <= tmp_1819_demorgan_reg_566_pp0_iter4_reg;
        tmp_1819_demorgan_reg_566_pp0_iter6_reg <= tmp_1819_demorgan_reg_566_pp0_iter5_reg;
        tmp_1819_demorgan_reg_566_pp0_iter7_reg <= tmp_1819_demorgan_reg_566_pp0_iter6_reg;
        tmp_1819_demorgan_reg_566_pp0_iter8_reg <= tmp_1819_demorgan_reg_566_pp0_iter7_reg;
        tmp_1819_demorgan_reg_566_pp0_iter9_reg <= tmp_1819_demorgan_reg_566_pp0_iter8_reg;
        tmp_468_reg_586_pp0_iter10_reg <= tmp_468_reg_586_pp0_iter9_reg;
        tmp_468_reg_586_pp0_iter11_reg <= tmp_468_reg_586_pp0_iter10_reg;
        tmp_468_reg_586_pp0_iter1_reg <= tmp_468_reg_586;
        tmp_468_reg_586_pp0_iter2_reg <= tmp_468_reg_586_pp0_iter1_reg;
        tmp_468_reg_586_pp0_iter3_reg <= tmp_468_reg_586_pp0_iter2_reg;
        tmp_468_reg_586_pp0_iter4_reg <= tmp_468_reg_586_pp0_iter3_reg;
        tmp_468_reg_586_pp0_iter5_reg <= tmp_468_reg_586_pp0_iter4_reg;
        tmp_468_reg_586_pp0_iter6_reg <= tmp_468_reg_586_pp0_iter5_reg;
        tmp_468_reg_586_pp0_iter7_reg <= tmp_468_reg_586_pp0_iter6_reg;
        tmp_468_reg_586_pp0_iter8_reg <= tmp_468_reg_586_pp0_iter7_reg;
        tmp_468_reg_586_pp0_iter9_reg <= tmp_468_reg_586_pp0_iter8_reg;
        tmp_703_reg_554_pp0_iter10_reg <= tmp_703_reg_554_pp0_iter9_reg;
        tmp_703_reg_554_pp0_iter11_reg <= tmp_703_reg_554_pp0_iter10_reg;
        tmp_703_reg_554_pp0_iter12_reg <= tmp_703_reg_554_pp0_iter11_reg;
        tmp_703_reg_554_pp0_iter13_reg <= tmp_703_reg_554_pp0_iter12_reg;
        tmp_703_reg_554_pp0_iter14_reg <= tmp_703_reg_554_pp0_iter13_reg;
        tmp_703_reg_554_pp0_iter1_reg <= tmp_703_reg_554;
        tmp_703_reg_554_pp0_iter2_reg <= tmp_703_reg_554_pp0_iter1_reg;
        tmp_703_reg_554_pp0_iter3_reg <= tmp_703_reg_554_pp0_iter2_reg;
        tmp_703_reg_554_pp0_iter4_reg <= tmp_703_reg_554_pp0_iter3_reg;
        tmp_703_reg_554_pp0_iter5_reg <= tmp_703_reg_554_pp0_iter4_reg;
        tmp_703_reg_554_pp0_iter6_reg <= tmp_703_reg_554_pp0_iter5_reg;
        tmp_703_reg_554_pp0_iter7_reg <= tmp_703_reg_554_pp0_iter6_reg;
        tmp_703_reg_554_pp0_iter8_reg <= tmp_703_reg_554_pp0_iter7_reg;
        tmp_703_reg_554_pp0_iter9_reg <= tmp_703_reg_554_pp0_iter8_reg;
        tmp_demorgan_reg_538 <= tmp_demorgan_fu_256_p2;
        tmp_demorgan_reg_538_pp0_iter10_reg <= tmp_demorgan_reg_538_pp0_iter9_reg;
        tmp_demorgan_reg_538_pp0_iter11_reg <= tmp_demorgan_reg_538_pp0_iter10_reg;
        tmp_demorgan_reg_538_pp0_iter12_reg <= tmp_demorgan_reg_538_pp0_iter11_reg;
        tmp_demorgan_reg_538_pp0_iter13_reg <= tmp_demorgan_reg_538_pp0_iter12_reg;
        tmp_demorgan_reg_538_pp0_iter14_reg <= tmp_demorgan_reg_538_pp0_iter13_reg;
        tmp_demorgan_reg_538_pp0_iter1_reg <= tmp_demorgan_reg_538;
        tmp_demorgan_reg_538_pp0_iter2_reg <= tmp_demorgan_reg_538_pp0_iter1_reg;
        tmp_demorgan_reg_538_pp0_iter3_reg <= tmp_demorgan_reg_538_pp0_iter2_reg;
        tmp_demorgan_reg_538_pp0_iter4_reg <= tmp_demorgan_reg_538_pp0_iter3_reg;
        tmp_demorgan_reg_538_pp0_iter5_reg <= tmp_demorgan_reg_538_pp0_iter4_reg;
        tmp_demorgan_reg_538_pp0_iter6_reg <= tmp_demorgan_reg_538_pp0_iter5_reg;
        tmp_demorgan_reg_538_pp0_iter7_reg <= tmp_demorgan_reg_538_pp0_iter6_reg;
        tmp_demorgan_reg_538_pp0_iter8_reg <= tmp_demorgan_reg_538_pp0_iter7_reg;
        tmp_demorgan_reg_538_pp0_iter9_reg <= tmp_demorgan_reg_538_pp0_iter8_reg;
        tmp_i8_reg_582_pp0_iter10_reg <= tmp_i8_reg_582_pp0_iter9_reg;
        tmp_i8_reg_582_pp0_iter11_reg <= tmp_i8_reg_582_pp0_iter10_reg;
        tmp_i8_reg_582_pp0_iter1_reg <= tmp_i8_reg_582;
        tmp_i8_reg_582_pp0_iter2_reg <= tmp_i8_reg_582_pp0_iter1_reg;
        tmp_i8_reg_582_pp0_iter3_reg <= tmp_i8_reg_582_pp0_iter2_reg;
        tmp_i8_reg_582_pp0_iter4_reg <= tmp_i8_reg_582_pp0_iter3_reg;
        tmp_i8_reg_582_pp0_iter5_reg <= tmp_i8_reg_582_pp0_iter4_reg;
        tmp_i8_reg_582_pp0_iter6_reg <= tmp_i8_reg_582_pp0_iter5_reg;
        tmp_i8_reg_582_pp0_iter7_reg <= tmp_i8_reg_582_pp0_iter6_reg;
        tmp_i8_reg_582_pp0_iter8_reg <= tmp_i8_reg_582_pp0_iter7_reg;
        tmp_i8_reg_582_pp0_iter9_reg <= tmp_i8_reg_582_pp0_iter8_reg;
        tmp_s_reg_546_pp0_iter10_reg <= tmp_s_reg_546_pp0_iter9_reg;
        tmp_s_reg_546_pp0_iter11_reg <= tmp_s_reg_546_pp0_iter10_reg;
        tmp_s_reg_546_pp0_iter12_reg <= tmp_s_reg_546_pp0_iter11_reg;
        tmp_s_reg_546_pp0_iter13_reg <= tmp_s_reg_546_pp0_iter12_reg;
        tmp_s_reg_546_pp0_iter14_reg <= tmp_s_reg_546_pp0_iter13_reg;
        tmp_s_reg_546_pp0_iter1_reg <= tmp_s_reg_546;
        tmp_s_reg_546_pp0_iter2_reg <= tmp_s_reg_546_pp0_iter1_reg;
        tmp_s_reg_546_pp0_iter3_reg <= tmp_s_reg_546_pp0_iter2_reg;
        tmp_s_reg_546_pp0_iter4_reg <= tmp_s_reg_546_pp0_iter3_reg;
        tmp_s_reg_546_pp0_iter5_reg <= tmp_s_reg_546_pp0_iter4_reg;
        tmp_s_reg_546_pp0_iter6_reg <= tmp_s_reg_546_pp0_iter5_reg;
        tmp_s_reg_546_pp0_iter7_reg <= tmp_s_reg_546_pp0_iter6_reg;
        tmp_s_reg_546_pp0_iter8_reg <= tmp_s_reg_546_pp0_iter7_reg;
        tmp_s_reg_546_pp0_iter9_reg <= tmp_s_reg_546_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_reg_550 <= or_cond_fu_292_p2;
        tmp_s_reg_546 <= tmp_s_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_468_reg_586_pp0_iter9_reg == 1'd1) & (tmp_i8_reg_582_pp0_iter9_reg == 1'd0) & (tmp_1819_demorgan_reg_566_pp0_iter9_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter9_reg == 1'd0) & (tmp_703_reg_554_pp0_iter9_reg == 1'd0) & (tmp_s_reg_546_pp0_iter9_reg == 1'd0) & (or_cond17_reg_558_pp0_iter9_reg == 1'd0) & (or_cond_reg_550_pp0_iter9_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter9_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_468_reg_586_pp0_iter9_reg == 1'd0) & (tmp_i8_reg_582_pp0_iter9_reg == 1'd0) & (tmp_1819_demorgan_reg_566_pp0_iter9_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter9_reg == 1'd0) & (tmp_703_reg_554_pp0_iter9_reg == 1'd0) & (tmp_s_reg_546_pp0_iter9_reg == 1'd0) & (or_cond17_reg_558_pp0_iter9_reg == 1'd0) & (or_cond_reg_550_pp0_iter9_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter9_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_186 <= grp_atan2_generic_float_s_fu_169_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1793_demorgan_reg_542 <= tmp_1793_demorgan_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond17_fu_310_p2 == 1'd0) & (tmp_703_fu_298_p2 == 1'd0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_s_fu_280_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1817_demorgan_reg_562 <= tmp_1817_demorgan_fu_316_p2;
        tmp_1819_demorgan_reg_566 <= tmp_1819_demorgan_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i8_fu_366_p2 == 1'd0) & (tmp_1819_demorgan_fu_322_p2 == 1'd0) & (tmp_1817_demorgan_fu_316_p2 == 1'd0) & (or_cond17_fu_310_p2 == 1'd0) & (tmp_703_fu_298_p2 == 1'd0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_s_fu_280_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_468_reg_586 <= tmp_468_fu_402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1819_demorgan_fu_322_p2 == 1'd0) & (tmp_1817_demorgan_fu_316_p2 == 1'd0) & (or_cond17_fu_310_p2 == 1'd0) & (tmp_703_fu_298_p2 == 1'd0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_s_fu_280_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i8_reg_582 <= tmp_i8_fu_366_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to15 = 1'b1;
    end else begin
        ap_idle_pp0_1to15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) | (or_cond17_reg_558_pp0_iter14_reg == 1'd1) | (tmp_703_reg_554_pp0_iter14_reg == 1'd1) | (or_cond_reg_550_pp0_iter14_reg == 1'd1) | (tmp_s_reg_546_pp0_iter14_reg == 1'd1) | (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd1) | (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd1) | (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0)))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_162_p4 = ap_phi_reg_pp0_iter15_p_1_reg_94;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_162_p4 = ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_atan2_generic_float_s_fu_169_ap_ce = 1'b1;
    end else begin
        grp_atan2_generic_float_s_fu_169_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_26)) begin
        if ((ap_predicate_op81_call_state1 == 1'b1)) begin
            grp_atan2_generic_float_s_fu_169_x_in = a_fu_340_p1;
        end else if ((ap_predicate_op80_call_state1 == 1'b1)) begin
            grp_atan2_generic_float_s_fu_169_x_in = b_fu_359_p1;
        end else begin
            grp_atan2_generic_float_s_fu_169_x_in = 'bx;
        end
    end else begin
        grp_atan2_generic_float_s_fu_169_x_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_26)) begin
        if ((ap_predicate_op81_call_state1 == 1'b1)) begin
            grp_atan2_generic_float_s_fu_169_y_in = b_fu_359_p1;
        end else if ((ap_predicate_op80_call_state1 == 1'b1)) begin
            grp_atan2_generic_float_s_fu_169_y_in = a_fu_340_p1;
        end else begin
            grp_atan2_generic_float_s_fu_169_y_in = 'bx;
        end
    end else begin
        grp_atan2_generic_float_s_fu_169_y_in = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_175_p0 = 32'd1078530011;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_175_p0 = 32'd1070141403;
    end else begin
        grp_fu_175_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_175_p1 = c_reg_80;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_175_p1 = reg_186;
    end else begin
        grp_fu_175_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to15 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_340_p1 = p_Result_248_fu_332_p3;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1017 = ((~(m_reg_595_pp0_iter13_reg == 32'd2) & ~(m_reg_595_pp0_iter13_reg == 32'd1) & ~(m_reg_595_pp0_iter13_reg == 32'd3) & ~(m_reg_595_pp0_iter13_reg == 32'd0) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0)) | (~(m_reg_595_pp0_iter13_reg == 32'd2) & ~(m_reg_595_pp0_iter13_reg == 32'd1) & ~(m_reg_595_pp0_iter13_reg == 32'd3) & ~(m_reg_595_pp0_iter13_reg == 32'd0) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_26 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_460 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_481 = ((m_reg_595_pp0_iter13_reg == 32'd3) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_486 = ((m_reg_595_pp0_iter13_reg == 32'd1) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_491 = ((tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd1) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_496 = ((tmp_703_reg_554_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_503 = ((tmp_s_reg_546_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0) & (p_Result_241_reg_521_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_508 = ((tmp_s_reg_546_pp0_iter14_reg == 1'd1) & (p_Result_241_reg_521_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_513 = ((or_cond17_reg_558_pp0_iter14_reg == 1'd1) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_519 = ((or_cond_reg_550_pp0_iter14_reg == 1'd1) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0) & (p_Result_241_reg_521_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_523 = ((or_cond_reg_550_pp0_iter14_reg == 1'd1) & (p_Result_241_reg_521_pp0_iter14_reg == 1'd1) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_906 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_946 = ((m_reg_595_pp0_iter13_reg == 32'd3) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd1) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_954 = ((m_reg_595_pp0_iter13_reg == 32'd2) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd1) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_957 = ((m_reg_595_pp0_iter13_reg == 32'd1) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd1) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_961 = ((m_reg_595_pp0_iter13_reg == 32'd3) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_964 = ((m_reg_595_pp0_iter13_reg == 32'd2) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_967 = ((m_reg_595_pp0_iter13_reg == 32'd1) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd1) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_970 = ((m_reg_595_pp0_iter13_reg == 32'd2) & (tmp_1819_demorgan_reg_566_pp0_iter14_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter14_reg == 1'd0) & (or_cond17_reg_558_pp0_iter14_reg == 1'd0) & (tmp_703_reg_554_pp0_iter14_reg == 1'd0) & (or_cond_reg_550_pp0_iter14_reg == 1'd0) & (tmp_s_reg_546_pp0_iter14_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter14_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_983 = ((m_fu_411_p4 == 32'd0) & (tmp_1819_demorgan_reg_566_pp0_iter12_reg == 1'd0) & (tmp_1817_demorgan_reg_562_pp0_iter12_reg == 1'd0) & (or_cond17_reg_558_pp0_iter12_reg == 1'd0) & (tmp_703_reg_554_pp0_iter12_reg == 1'd0) & (or_cond_reg_550_pp0_iter12_reg == 1'd0) & (tmp_s_reg_546_pp0_iter12_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter12_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_988 = ((tmp_1819_demorgan_reg_566_pp0_iter12_reg == 1'd1) & (tmp_1817_demorgan_reg_562_pp0_iter12_reg == 1'd1) & (m_fu_411_p4 == 32'd0) & (or_cond17_reg_558_pp0_iter12_reg == 1'd0) & (tmp_703_reg_554_pp0_iter12_reg == 1'd0) & (or_cond_reg_550_pp0_iter12_reg == 1'd0) & (tmp_s_reg_546_pp0_iter12_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter12_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_990 = ((tmp_1817_demorgan_reg_562_pp0_iter12_reg == 1'd1) & (m_fu_411_p4 == 32'd0) & (tmp_1819_demorgan_reg_566_pp0_iter12_reg == 1'd0) & (or_cond17_reg_558_pp0_iter12_reg == 1'd0) & (tmp_703_reg_554_pp0_iter12_reg == 1'd0) & (or_cond_reg_550_pp0_iter12_reg == 1'd0) & (tmp_s_reg_546_pp0_iter12_reg == 1'd0) & (tmp_1793_demorgan_reg_542_pp0_iter12_reg == 1'd0) & (tmp_demorgan_reg_538_pp0_iter12_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159 = 'bx;

assign ap_phi_reg_pp0_iter0_p_1_reg_94 = 'bx;

assign ap_phi_reg_pp0_iter11_c_reg_80 = 32'd1061752795;

always @ (*) begin
    ap_predicate_op80_call_state1 = ((tmp_468_fu_402_p2 == 1'd0) & (tmp_i8_fu_366_p2 == 1'd0) & (tmp_1819_demorgan_fu_322_p2 == 1'd0) & (tmp_1817_demorgan_fu_316_p2 == 1'd0) & (or_cond17_fu_310_p2 == 1'd0) & (tmp_703_fu_298_p2 == 1'd0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_s_fu_280_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_call_state1 = ((tmp_468_fu_402_p2 == 1'd1) & (tmp_i8_fu_366_p2 == 1'd0) & (tmp_1819_demorgan_fu_322_p2 == 1'd0) & (tmp_1817_demorgan_fu_316_p2 == 1'd0) & (or_cond17_fu_310_p2 == 1'd0) & (tmp_703_fu_298_p2 == 1'd0) & (or_cond_fu_292_p2 == 1'd0) & (tmp_s_fu_280_p2 == 1'd0) & (tmp_1793_demorgan_fu_274_p2 == 1'd0) & (tmp_demorgan_fu_256_p2 == 1'd0));
end

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_162_p4;

assign b_fu_359_p1 = p_Result_249_fu_351_p3;

assign loc_V_27_fu_214_p1 = p_Val2_s_fu_192_p1[22:0];

assign loc_V_28_fu_230_p4 = {{p_Val2_217_fu_218_p1[30:23]}};

assign loc_V_29_fu_240_p1 = p_Val2_217_fu_218_p1[22:0];

assign loc_V_fu_204_p4 = {{p_Val2_s_fu_192_p1[30:23]}};

always @ (*) begin
    m_fu_411_p4 = tmp_705_fu_408_p1;
    m_fu_411_p4[32'd1] = |(p_Result_241_reg_521_pp0_iter12_reg);
end

assign notlhs1_fu_384_p2 = ((loc_V_fu_204_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_372_p2 = ((loc_V_28_fu_230_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_cond17_fu_310_p2 = (tmp_704_fu_304_p2 & tmp_703_fu_298_p2);

assign or_cond_fu_292_p2 = (tmp_s_fu_280_p2 & tmp_702_fu_286_p2);

assign p_Result_242_fu_510_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd1078530011}};

assign p_Result_243_fu_499_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd0}};

assign p_Result_244_fu_488_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd1070141403}};

assign p_Result_245_fu_477_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd1078530011}};

assign p_Result_246_fu_466_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd0}};

assign p_Result_247_fu_455_p3 = {{p_Result_s_reg_526_pp0_iter14_reg}, {31'd1070141403}};

assign p_Result_248_fu_332_p3 = {{1'd0}, {tmp_fu_328_p1}};

assign p_Result_249_fu_351_p3 = {{1'd0}, {tmp_1496_fu_347_p1}};

assign p_Val2_217_fu_218_p1 = y_in;

assign p_Val2_s_fu_192_p1 = x_in;

assign p_s_fu_448_p3 = ((p_Result_s_reg_526_pp0_iter14_reg[0:0] === 1'b1) ? 32'd3217625051 : 32'd1070141403);

assign ret_i_i_i1_fu_517_p1 = p_Result_242_fu_510_p3;

assign ret_i_i_i2_fu_506_p1 = p_Result_243_fu_499_p3;

assign ret_i_i_i3_fu_495_p1 = p_Result_244_fu_488_p3;

assign ret_i_i_i4_fu_484_p1 = p_Result_245_fu_477_p3;

assign ret_i_i_i5_fu_473_p1 = p_Result_246_fu_466_p3;

assign ret_i_i_i6_fu_462_p1 = p_Result_247_fu_455_p3;

assign tmp_1496_fu_347_p1 = p_Val2_s_fu_192_p1[30:0];

assign tmp_1793_demorgan_fu_274_p2 = (tmp_i7_fu_262_p2 & tmp_i6_fu_268_p2);

assign tmp_1817_demorgan_fu_316_p2 = (tmp_i7_fu_262_p2 & tmp_704_fu_304_p2);

assign tmp_1819_demorgan_fu_322_p2 = (tmp_i_fu_244_p2 & tmp_702_fu_286_p2);

assign tmp_1847_neg_fu_438_p2 = (tmp_1847_to_int_fu_434_p1 ^ 32'd2147483648);

assign tmp_1847_to_int_fu_434_p1 = c_reg_80_pp0_iter13_reg;

assign tmp_1848_neg_fu_424_p2 = (tmp_1848_to_int_fu_420_p1 ^ 32'd2147483648);

assign tmp_1848_to_int_fu_420_p1 = grp_fu_175_p2;

assign tmp_464_fu_378_p2 = (tmp_702_fu_286_p2 | notlhs_fu_372_p2);

assign tmp_465_fu_390_p2 = (tmp_704_fu_304_p2 | notlhs1_fu_384_p2);

assign tmp_466_fu_396_p2 = (tmp_465_fu_390_p2 & tmp_464_fu_378_p2);

assign tmp_467_fu_182_p0 = p_Result_248_fu_332_p3;

assign tmp_467_fu_182_p1 = p_Result_249_fu_351_p3;

assign tmp_468_fu_402_p2 = (tmp_467_fu_182_p2 & tmp_466_fu_396_p2);

assign tmp_702_fu_286_p2 = ((loc_V_29_fu_240_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_703_fu_298_p2 = ((loc_V_fu_204_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_704_fu_304_p2 = ((loc_V_27_fu_214_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_705_fu_408_p1 = p_Result_s_reg_526_pp0_iter12_reg;

assign tmp_706_fu_444_p1 = tmp_1847_neg_fu_438_p2;

assign tmp_707_fu_430_p1 = tmp_1848_neg_fu_424_p2;

assign tmp_demorgan_fu_256_p2 = (tmp_i_fu_244_p2 & tmp_i_220_fu_250_p2);

assign tmp_fu_328_p1 = p_Val2_217_fu_218_p1[30:0];

assign tmp_i6_fu_268_p2 = ((loc_V_27_fu_214_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_i7_fu_262_p2 = ((loc_V_fu_204_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i8_fu_366_p2 = ((p_Result_249_fu_351_p3 == p_Result_248_fu_332_p3) ? 1'b1 : 1'b0);

assign tmp_i_220_fu_250_p2 = ((loc_V_29_fu_240_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_244_p2 = ((loc_V_28_fu_230_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_s_fu_280_p2 = ((loc_V_28_fu_230_p4 == 8'd0) ? 1'b1 : 1'b0);

endmodule //atan2_cordic_float_s
