void\r\ngp100_grctx_generate_pagepool(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_func *grctx = info->gr->func->grctx;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, grctx->pagepool_size, (1 << s), access);\r\nmmio_refn(info, 0x40800c, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408010, 0x80000000);\r\nmmio_refn(info, 0x419004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419008, 0x00000000);\r\n}\r\nstatic void\r\ngp100_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr *gr = info->gr;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nconst u32 alpha = grctx->alpha_nr;\r\nconst u32 attrib = grctx->attrib_nr;\r\nconst u32 pertpc = 0x20 * (grctx->attrib_nr_max + grctx->alpha_nr_max);\r\nconst u32 size = roundup(gr->tpc_total * pertpc, 0x80);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size, (1 << s), access);\r\nconst int max_batches = 0xffff;\r\nu32 ao = 0;\r\nu32 bo = ao + grctx->alpha_nr_max * gr->tpc_total;\r\nint gpc, ppc, n = 0;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_refn(info, 0x419c2c, 0x10000000, s, b);\r\nmmio_refn(info, 0x419b00, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419b04, 0x80000000 | size >> 7);\r\nmmio_wr32(info, 0x405830, attrib);\r\nmmio_wr32(info, 0x40585c, alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\r\nfor (ppc = 0; ppc < gr->ppc_nr[gpc]; ppc++, n++) {\r\nconst u32 as = alpha * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 bs = attrib * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 u = 0x418ea0 + (n * 0x04);\r\nconst u32 o = PPC_UNIT(gpc, ppc, 0);\r\nif (!(gr->ppc_mask[gpc] & (1 << ppc)))\r\ncontinue;\r\nmmio_wr32(info, o + 0xc0, bs);\r\nmmio_wr32(info, o + 0xf4, bo);\r\nmmio_wr32(info, o + 0xf0, bs);\r\nbo += grctx->attrib_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, o + 0xe4, as);\r\nmmio_wr32(info, o + 0xf8, ao);\r\nao += grctx->alpha_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, u, bs);\r\n}\r\n}\r\nmmio_wr32(info, 0x418eec, 0x00000000);\r\nmmio_wr32(info, 0x41befc, 0x00000000);\r\n}\r\nstatic void\r\ngp100_grctx_generate_405b60(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst u32 dist_nr = DIV_ROUND_UP(gr->tpc_total, 4);\r\nu32 dist[TPC_MAX / 4] = {};\r\nu32 gpcs[GPC_MAX * 2] = {};\r\nu8 tpcnr[GPC_MAX];\r\nint tpc, gpc, i;\r\nmemcpy(tpcnr, gr->tpc_nr, sizeof(gr->tpc_nr));\r\nfor (gpc = -1, i = 0; i < gr->tpc_total; i++) {\r\ndo {\r\ngpc = (gpc + 1) % gr->gpc_nr;\r\n} while(!tpcnr[gpc]);\r\ntpc = gr->tpc_nr[gpc] - tpcnr[gpc]--;\r\ndist[i / 4] |= ((gpc << 4) | tpc) << ((i % 4) * 8);\r\ngpcs[gpc + (gr->gpc_nr * (tpc / 4))] |= i << (tpc * 8);\r\n}\r\nfor (i = 0; i < dist_nr; i++)\r\nnvkm_wr32(device, 0x405b60 + (i * 4), dist[i]);\r\nfor (i = 0; i < gr->gpc_nr * 2; i++)\r\nnvkm_wr32(device, 0x405ba0 + (i * 4), gpcs[i]);\r\n}\r\nvoid\r\ngp100_grctx_generate_main(struct gf100_gr *gr, struct gf100_grctx *info)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nu32 idle_timeout, tmp;\r\nint i;\r\ngf100_gr_mmio(gr, gr->fuc_sw_ctx);\r\nidle_timeout = nvkm_mask(device, 0x404154, 0xffffffff, 0x00000000);\r\ngrctx->pagepool(info);\r\ngrctx->bundle(info);\r\ngrctx->attrib(info);\r\ngrctx->unkn(gr);\r\ngm200_grctx_generate_tpcid(gr);\r\ngf100_grctx_generate_r406028(gr);\r\ngk104_grctx_generate_r418bb8(gr);\r\nfor (i = 0; i < 8; i++)\r\nnvkm_wr32(device, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvkm_wr32(device, 0x406500, 0x00000000);\r\nnvkm_wr32(device, 0x405b00, (gr->tpc_total << 8) | gr->gpc_nr);\r\nfor (tmp = 0, i = 0; i < gr->gpc_nr; i++)\r\ntmp |= ((1 << gr->tpc_nr[i]) - 1) << (i * 5);\r\nnvkm_wr32(device, 0x4041c4, tmp);\r\ngp100_grctx_generate_405b60(gr);\r\ngf100_gr_icmd(gr, gr->fuc_bundle);\r\nnvkm_wr32(device, 0x404154, idle_timeout);\r\ngf100_gr_mthd(gr, gr->fuc_method);\r\n}
