{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545955453043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545955453063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 08:04:12 2018 " "Processing started: Fri Dec 28 08:04:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545955453063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955453063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maze -c maze " "Command: quartus_map --read_settings_files=on --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955453063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545955455983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545955455983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maze.v(158) " "Verilog HDL information at maze.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545955489453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.v 7 7 " "Found 7 design units, including 7 entities, in source file maze.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "2 lattice_on " "Found entity 2: lattice_on" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "3 digit_tube " "Found entity 3: digit_tube" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "4 countdown " "Found entity 4: countdown" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_ten " "Found entity 5: two_ten" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""} { "Info" "ISGN_ENTITY_NAME" "7 sw " "Found entity 7: sw" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955489593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955489593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maze " "Elaborating entity \"maze\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545955489823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:l3 " "Elaborating entity \"countdown\" for hierarchy \"countdown:l3\"" {  } { { "maze.v" "l3" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955489923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maze.v(550) " "Verilog HDL assignment warning at maze.v(550): truncated value with size 32 to match size of target (5)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955489963 "|maze|countdown:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_ten countdown:l3\|two_ten:t1 " "Elaborating entity \"two_ten\" for hierarchy \"countdown:l3\|two_ten:t1\"" {  } { { "maze.v" "t1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955489963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice_on lattice_on:l1 " "Elaborating entity \"lattice_on\" for hierarchy \"lattice_on:l1\"" {  } { { "maze.v" "l1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955489993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con maze.v(88) " "Verilog HDL or VHDL warning at maze.v(88): object \"maze_con\" assigned a value but never read" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(173) " "Verilog HDL assignment warning at maze.v(173): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(174) " "Verilog HDL assignment warning at maze.v(174): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(184) " "Verilog HDL assignment warning at maze.v(184): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(185) " "Verilog HDL assignment warning at maze.v(185): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(197) " "Verilog HDL assignment warning at maze.v(197): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(198) " "Verilog HDL assignment warning at maze.v(198): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(209) " "Verilog HDL assignment warning at maze.v(209): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(210) " "Verilog HDL assignment warning at maze.v(210): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze.v(248) " "Verilog HDL assignment warning at maze.v(248): truncated value with size 32 to match size of target (4)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 "|maze|lattice_on:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw lattice_on:l1\|sw:a1 " "Elaborating entity \"sw\" for hierarchy \"lattice_on:l1\|sw:a1\"" {  } { { "maze.v" "a1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955490043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 maze.v(764) " "Verilog HDL assignment warning at maze.v(764): truncated value with size 32 to match size of target (20)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490083 "|maze|lattice_on:l1|sw:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce lattice_on:l1\|debounce:c1 " "Elaborating entity \"debounce\" for hierarchy \"lattice_on:l1\|debounce:c1\"" {  } { { "maze.v" "c1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955490093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_tube digit_tube:l2 " "Elaborating entity \"digit_tube\" for hierarchy \"digit_tube:l2\"" {  } { { "maze.v" "l2" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955490123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con maze.v(438) " "Verilog HDL or VHDL warning at maze.v(438): object \"maze_con\" assigned a value but never read" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545955490163 "|maze|digit_tube:l2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze.v(400) " "Verilog HDL assignment warning at maze.v(400): truncated value with size 32 to match size of target (4)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955490163 "|maze|digit_tube:l2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg0\[0\] GND " "Pin \"digit_seg0\[0\]\" is stuck at GND" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545955495174 "|maze|digit_seg0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545955495174 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 550 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545955495284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556 " "Implemented 556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545955496918 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545955496918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545955496918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545955496918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/maze/output_files/maze.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/maze/output_files/maze.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955498158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545955498228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 08:04:58 2018 " "Processing ended: Fri Dec 28 08:04:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545955498228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545955498228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545955498228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955498228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545955504298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545955504328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 08:05:01 2018 " "Processing started: Fri Dec 28 08:05:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545955504328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545955504328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze " "Command: quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545955504328 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545955506318 ""}
{ "Info" "0" "" "Project  = maze" {  } {  } 0 0 "Project  = maze" 0 0 "Fitter" 0 0 1545955506348 ""}
{ "Info" "0" "" "Revision = maze" {  } {  } 0 0 "Revision = maze" 0 0 "Fitter" 0 0 1545955506358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1545955506678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545955506678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maze EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"maze\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545955506738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545955507118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545955507118 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545955507738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545955508008 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545955510358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545955510358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545955510358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545955510358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545955510358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545955510358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maze.sdc " "Synopsys Design Constraints File file not found: 'maze.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545955511328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545955511358 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1545955511438 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1545955511438 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 countdown:l3\|div_clk " "   1.000 countdown:l3\|div_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 digit_tube:l2\|clk_1kHz " "   1.000 digit_tube:l2\|clk_1kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 digit_tube:l2\|sw:b1\|key_out " "   1.000 digit_tube:l2\|sw:b1\|key_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lattice_on:l1\|clk_1kHz " "   1.000 lattice_on:l1\|clk_1kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lattice_on:l1\|sw:a1\|key_out " "   1.000 lattice_on:l1\|sw:a1\|key_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545955511438 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1545955511438 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545955511548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545955511548 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545955511638 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545955511738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lattice_on:l1\|clk_1kHz Global clock " "Automatically promoted some destinations of signal \"lattice_on:l1\|clk_1kHz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_on:l1\|clk_1kHz " "Destination \"lattice_on:l1\|clk_1kHz\" may be non-global or may not use global clock" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 232 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1545955511738 ""}  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 232 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545955511738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "digit_tube:l2\|clk_1kHz Global clock " "Automatically promoted some destinations of signal \"digit_tube:l2\|clk_1kHz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "digit_tube:l2\|clk_1kHz " "Destination \"digit_tube:l2\|clk_1kHz\" may be non-global or may not use global clock" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 384 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1545955511738 ""}  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 384 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545955511738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "countdown:l3\|div_clk Global clock " "Automatically promoted some destinations of signal \"countdown:l3\|div_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "countdown:l3\|div_clk " "Destination \"countdown:l3\|div_clk\" may be non-global or may not use global clock" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 552 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1545955511738 ""}  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 552 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545955511738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545955511738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1545955511828 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1545955512048 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1545955512278 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1545955512298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1545955512298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545955512298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545955512538 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1545955512538 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545955512538 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1545955512828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545955513898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545955514708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545955514838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545955518178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545955518178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545955518578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/18.0/maze/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545955523679 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545955523679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545955525319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545955525319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545955525319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.73 " "Total time spent on timing analysis during the Fitter is 1.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545955525469 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545955525559 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1545955525669 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1545955525719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/maze/output_files/maze.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/maze/output_files/maze.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545955526039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545955526129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 08:05:26 2018 " "Processing ended: Fri Dec 28 08:05:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545955526129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545955526129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545955526129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545955526129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545955530129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545955530159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 08:05:29 2018 " "Processing started: Fri Dec 28 08:05:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545955530159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545955530159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maze -c maze " "Command: quartus_asm --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545955530159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1545955531139 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1545955531679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545955531729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545955532359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 08:05:32 2018 " "Processing ended: Fri Dec 28 08:05:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545955532359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545955532359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545955532359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545955532359 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545955533349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545955536089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545955536119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 08:05:34 2018 " "Processing started: Fri Dec 28 08:05:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545955536119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545955536119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maze -c maze " "Command: quartus_sta maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545955536119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1545955536719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1545955538199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1545955538199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955538469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955538469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545955538739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545955539659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maze.sdc " "Synopsys Design Constraints File file not found: 'maze.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1545955539989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955539989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digit_tube:l2\|clk_1kHz digit_tube:l2\|clk_1kHz " "create_clock -period 1.000 -name digit_tube:l2\|clk_1kHz digit_tube:l2\|clk_1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lattice_on:l1\|clk_1kHz lattice_on:l1\|clk_1kHz " "create_clock -period 1.000 -name lattice_on:l1\|clk_1kHz lattice_on:l1\|clk_1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digit_tube:l2\|sw:b1\|key_out digit_tube:l2\|sw:b1\|key_out " "create_clock -period 1.000 -name digit_tube:l2\|sw:b1\|key_out digit_tube:l2\|sw:b1\|key_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countdown:l3\|div_clk countdown:l3\|div_clk " "create_clock -period 1.000 -name countdown:l3\|div_clk countdown:l3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lattice_on:l1\|sw:a1\|key_out lattice_on:l1\|sw:a1\|key_out " "create_clock -period 1.000 -name lattice_on:l1\|sw:a1\|key_out lattice_on:l1\|sw:a1\|key_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545955539999 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545955539999 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545955540019 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1545955540089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545955540099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.069 " "Worst-case setup slack is -29.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.069           -1315.401 clk  " "  -29.069           -1315.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.228            -193.013 lattice_on:l1\|clk_1kHz  " "  -11.228            -193.013 lattice_on:l1\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.134             -98.972 digit_tube:l2\|clk_1kHz  " "   -9.134             -98.972 digit_tube:l2\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058             -20.169 countdown:l3\|div_clk  " "   -5.058             -20.169 countdown:l3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955540109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.555 " "Worst-case hold slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555              -9.613 clk  " "   -2.555              -9.613 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 lattice_on:l1\|clk_1kHz  " "    1.268               0.000 lattice_on:l1\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937               0.000 countdown:l3\|div_clk  " "    1.937               0.000 countdown:l3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 digit_tube:l2\|clk_1kHz  " "    1.957               0.000 digit_tube:l2\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955540129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545955540159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545955540169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 countdown:l3\|div_clk  " "    0.234               0.000 countdown:l3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 digit_tube:l2\|clk_1kHz  " "    0.234               0.000 digit_tube:l2\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 digit_tube:l2\|sw:b1\|key_out  " "    0.234               0.000 digit_tube:l2\|sw:b1\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 lattice_on:l1\|clk_1kHz  " "    0.234               0.000 lattice_on:l1\|clk_1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 lattice_on:l1\|sw:a1\|key_out  " "    0.234               0.000 lattice_on:l1\|sw:a1\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545955540179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545955540179 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1545955540689 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545955540749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545955540749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545955540910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 08:05:40 2018 " "Processing ended: Fri Dec 28 08:05:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545955540910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545955540910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545955540910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545955540910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545955541859 ""}
