

================================================================
== Vitis HLS Report for 'kernel_mhsa_Outline_ATT_INIT'
================================================================
* Date:           Sat Sep 27 23:14:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.250 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       25|     6193|  0.100 us|  24.772 us|   25|  6193|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66  |kernel_mhsa_Pipeline_VITIS_LOOP_128_1  |        3|      514|  12.000 ns|  2.056 us|    2|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ATT_INIT  |       24|     6192|   2 ~ 516|          -|          -|    12|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:127]   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln128_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln128"   --->   Operation 6 'read' 'select_ln128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.36ns)   --->   "%store_ln127 = store i4 0, i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 7 'store' 'store_ln127' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_128_1"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%h_2 = load i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 9 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.66ns)   --->   "%add_ln127 = add i4 %h_2, i4 1" [kernel_MHSA.cpp:127]   --->   Operation 10 'add' 'add_ln127' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln127 = icmp_eq  i4 %h_2, i4 12" [kernel_MHSA.cpp:127]   --->   Operation 11 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %VITIS_LOOP_128_1.split, void %Q_LOAD.preheader.exitStub" [kernel_MHSA.cpp:127]   --->   Operation 12 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:127]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MHSA.cpp:127]   --->   Operation 14 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp, void %for.inc94.lr.ph, void %for.inc97" [kernel_MHSA.cpp:128]   --->   Operation 15 'br' 'br_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.81ns)   --->   "%call_ln127 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_128_1, i33 %select_ln128_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i4 %h_2" [kernel_MHSA.cpp:127]   --->   Operation 16 'call' 'call_ln127' <Predicate = (!icmp_ln127 & !tmp)> <Delay = 1.81> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 18 [1/2] (1.38ns)   --->   "%call_ln127 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_128_1, i33 %select_ln128_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i4 %h_2" [kernel_MHSA.cpp:127]   --->   Operation 18 'call' 'call_ln127' <Predicate = (!tmp)> <Delay = 1.38> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc97"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.36ns)   --->   "%store_ln127 = store i4 %add_ln127, i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 20 'store' 'store_ln127' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln127 = br void %VITIS_LOOP_128_1" [kernel_MHSA.cpp:127]   --->   Operation 21 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln128]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ att_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 0111]
tmp                     (read             ) [ 0011]
select_ln128_read       (read             ) [ 0011]
store_ln127             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
h_2                     (load             ) [ 0001]
add_ln127               (add              ) [ 0001]
icmp_ln127              (icmp             ) [ 0011]
br_ln127                (br               ) [ 0000]
speclooptripcount_ln127 (speclooptripcount) [ 0000]
specloopname_ln127      (specloopname     ) [ 0000]
br_ln128                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
call_ln127              (call             ) [ 0000]
br_ln0                  (br               ) [ 0000]
store_ln127             (store            ) [ 0000]
br_ln127                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln128">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln128"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="att_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="att_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="att_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="att_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="att_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="att_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="att_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="att_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="att_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="att_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="att_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="att">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="empty">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mhsa_Pipeline_VITIS_LOOP_128_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="h_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="select_ln128_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="33" slack="0"/>
<pin id="62" dir="0" index="1" bw="33" slack="0"/>
<pin id="63" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln128_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="33" slack="1"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="0" index="10" bw="32" slack="0"/>
<pin id="78" dir="0" index="11" bw="32" slack="0"/>
<pin id="79" dir="0" index="12" bw="32" slack="0"/>
<pin id="80" dir="0" index="13" bw="32" slack="0"/>
<pin id="81" dir="0" index="14" bw="4" slack="0"/>
<pin id="82" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln127_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="h_2_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln127_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln127_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln127_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="0" index="1" bw="4" slack="2"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="h_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="132" class="1005" name="select_ln128_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="33" slack="1"/>
<pin id="134" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="select_ln128_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="add_ln127_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="66" pin=9"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="66" pin=10"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="66" pin=11"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="66" pin=12"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="66" pin=13"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="66" pin=14"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="101" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="124"><net_src comp="50" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="131"><net_src comp="54" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="60" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="143"><net_src comp="105" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: att_11 | {2 3 }
	Port: att_10 | {2 3 }
	Port: att_9 | {2 3 }
	Port: att_8 | {2 3 }
	Port: att_7 | {2 3 }
	Port: att_6 | {2 3 }
	Port: att_5 | {2 3 }
	Port: att_4 | {2 3 }
	Port: att_3 | {2 3 }
	Port: att_2 | {2 3 }
	Port: att_1 | {2 3 }
	Port: att | {2 3 }
 - Input state : 
	Port: kernel_mhsa_Outline_ATT_INIT : select_ln128 | {1 }
	Port: kernel_mhsa_Outline_ATT_INIT : empty | {1 }
  - Chain level:
	State 1
		store_ln127 : 1
	State 2
		add_ln127 : 1
		icmp_ln127 : 1
		br_ln127 : 2
		call_ln127 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66 |    10   |    23   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 add_ln127_fu_105                |    0    |    6    |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln127_fu_111                |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|   read   |                  tmp_read_fu_54                 |    0    |    0    |
|          |           select_ln128_read_read_fu_60          |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    10   |    31   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln127_reg_140    |    4   |
|        h_reg_121        |    4   |
|select_ln128_read_reg_132|   33   |
|       tmp_reg_128       |    1   |
+-------------------------+--------+
|          Total          |   42   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   10   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   31   |
+-----------+--------+--------+
