Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -ol high -w -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 27 08:14:37 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                 2,309 out of  30,064    7%
    Number used as Flip Flops:               2,306
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      2,901 out of  15,032   19%
    Number used as logic:                    2,674 out of  15,032   17%
      Number using O6 output only:           2,080
      Number using O5 output only:              91
      Number using O5 and O6:                  503
      Number used as ROM:                        0
    Number used as Memory:                     195 out of   3,664    5%
      Number used as Dual Port RAM:            184
        Number using O6 output only:             8
        Number using O5 output only:            16
        Number using O5 and O6:                160
      Number used as Single Port RAM:            0
      Number used as Shift Register:            11
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  7
    Number used exclusively as route-thrus:     32
      Number with same-slice register load:     29
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,079 out of   3,758   28%
  Number of MUXCYs used:                       476 out of   7,516    6%
  Number of LUT Flip Flop pairs used:        3,415
    Number with an unused Flip Flop:         1,353 out of   3,415   39%
    Number with an unused LUT:                 514 out of   3,415   15%
    Number of fully used LUT-FF pairs:       1,548 out of   3,415   45%
    Number of unique control sets:             105
    Number of slice register sites lost
      to control set restrictions:             244 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     186   31%
    Number of LOCed IOBs:                       58 out of      58  100%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                        34 out of      52   65%
  Number of RAMB8BWERs:                          3 out of     104    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     272    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      38    7%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  793 MB
Total REAL time to MAP completion:  1 mins 22 secs 
Total CPU time to MAP completion:   1 mins 22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network Mram_storage1/SPO has no load.
INFO:LIT:395 - The above info message is repeated 171 more times for the
   following (max. 5 shown):
   Mram_storage4/SPO,
   Mram_storage2/SPO,
   Mram_storage3/SPO,
   Mram_storage5/SPO,
   Mram_storage6/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk32                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sdram_a<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<8>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<9>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<10>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<11>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_a<12>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_ba<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_ba<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_cas_n                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_cke                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_clock                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | ODDR         |          |          |
| sdram_cs_n                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dm<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dm<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_dq<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_ras_n                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| sdram_we_n                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| serial_rx                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| serial_tx                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spiflash2x_clk                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spiflash2x_cs_n                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spiflash2x_dq<0>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spiflash2x_dq<1>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led0                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led1                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led2                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led3                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led4                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led5                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led6                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led7                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_sw0                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| user_sw1                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| user_sw2                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| user_sw3                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
