K.v,verilog,xil_defaultlib,../../../../AttentionCore.gen/sources_1/ip/K/sim/K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
