# UART
The project is a basic uart without any flow control. The design has been verified and test by Xilinx Spartan7 FPGA.
