Sparse Matrix Multiplication Coprocessor
===
A sparse matrix multiplication FPGA architecture which acts as a 'coprocessor'.

# Authors

University of the Pacific, Department of Electrical and Computer Engineering

[Cody Balos](https://github.com/cojomojo), [Crystal Beltran-Sanchez](https://github.com/CrystalBS), [Kelvin Hu](https://github.com/monootc)

# References

[1] [Jamro, E., Pabi≈õ, T., Russek, P., Wiatr, K.: The Algorithms for FPGA Implementation of Sparse Matrices Multiplication. Comput. Inform.](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=4&cad=rja&uact=8&ved=0ahUKEwjUy5GSg9fXAhXJiFQKHcWHB3oQFgg7MAM&url=http%3A%2F%2Fwww.cai.sk%2Fojs%2Findex.php%2Fcai%2Farticle%2Fdownload%2F2795%2F645&usg=AOvVaw261Vm0t0HTx79NnRHqKLta)

# About
Created as Fall 2017 ECPE 194 (Advanced Digital Design) finalproject.

