<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FSM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FSM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROM.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="column.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="column.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="column.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="fpga.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fpga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fpga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fpga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fpga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fpga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fpga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fpga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fpga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fpga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fpga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fpga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fpga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fpga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fpga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fpga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fpga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fpga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fpga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fpga.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fpga_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fpga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fpga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fpga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fpga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fpga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fpga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fpga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fpga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fpga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fpga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fpga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fpga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fpga_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fpga_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fpga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tlv_gp_ifc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tlv_gp_ifc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tlv_gp_ifc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2925296733098296319" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2882604288584414896" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2875228799424070583" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650211303" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6313337938461393478" xil_pn:start_ts="1650211303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650301339" xil_pn:in_ck="-7073665444612761207" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8788058878508800026" xil_pn:start_ts="1650301328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fpga.lso"/>
      <outfile xil_pn:name="fpga.ngc"/>
      <outfile xil_pn:name="fpga.ngr"/>
      <outfile xil_pn:name="fpga.prj"/>
      <outfile xil_pn:name="fpga.stx"/>
      <outfile xil_pn:name="fpga.syr"/>
      <outfile xil_pn:name="fpga.xst"/>
      <outfile xil_pn:name="fpga_vhdl.prj"/>
      <outfile xil_pn:name="fpga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1650210599" xil_pn:in_ck="866086698861292820" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6310207893995256926" xil_pn:start_ts="1650210599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650301344" xil_pn:in_ck="2609508021853310808" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3148224693485471640" xil_pn:start_ts="1650301339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fpga.bld"/>
      <outfile xil_pn:name="fpga.ngd"/>
      <outfile xil_pn:name="fpga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1650301370" xil_pn:in_ck="8083511404940653881" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6037968062645765743" xil_pn:start_ts="1650301344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fpga.pcf"/>
      <outfile xil_pn:name="fpga_map.map"/>
      <outfile xil_pn:name="fpga_map.mrp"/>
      <outfile xil_pn:name="fpga_map.ncd"/>
      <outfile xil_pn:name="fpga_map.ngm"/>
      <outfile xil_pn:name="fpga_map.xrpt"/>
      <outfile xil_pn:name="fpga_summary.xml"/>
      <outfile xil_pn:name="fpga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1650301448" xil_pn:in_ck="6987175698502481778" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1650301370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fpga.ncd"/>
      <outfile xil_pn:name="fpga.pad"/>
      <outfile xil_pn:name="fpga.par"/>
      <outfile xil_pn:name="fpga.ptwx"/>
      <outfile xil_pn:name="fpga.unroutes"/>
      <outfile xil_pn:name="fpga.xpi"/>
      <outfile xil_pn:name="fpga_pad.csv"/>
      <outfile xil_pn:name="fpga_pad.txt"/>
      <outfile xil_pn:name="fpga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1650301524" xil_pn:in_ck="4495873352257" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-7249775565490276802" xil_pn:start_ts="1650301448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga.bgn"/>
      <outfile xil_pn:name="fpga.bin"/>
      <outfile xil_pn:name="fpga.bit"/>
      <outfile xil_pn:name="fpga.drc"/>
      <outfile xil_pn:name="fpga.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1650301448" xil_pn:in_ck="4938083712083881269" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1650301444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fpga.twr"/>
      <outfile xil_pn:name="fpga.twx"/>
    </transform>
  </transforms>

</generated_project>
