// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/09/2019 12:22:20"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CTL2000 (
	teste,
	tester1ld,
	teste4,
	teste5,
	teste2,
	teste3,
	pinin,
	pinout,
	clk,
	rst);
output 	[7:0] teste;
output 	tester1ld;
output 	[7:0] teste4;
output 	[7:0] teste5;
output 	[15:0] teste2;
output 	[2:0] teste3;
input 	[7:0] pinin;
output 	[7:0] pinout;
input 	clk;
input 	rst;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath|ula|Add0~16 ;
wire \datapath|ula|Add0~18_combout ;
wire \datapath|ula|Add0~19 ;
wire \datapath|ula|Add0~21_combout ;
wire \datapath|ula|Add0~22 ;
wire \datapath|ula|Add0~24_combout ;
wire \control|pstate.exe_cjmp~regout ;
wire \datapath|compa|Equal0~1_combout ;
wire \datapath|compa|Equal0~4_combout ;
wire \control|pstate.exe_iand~regout ;
wire \control|pstate.exe_add~regout ;
wire \control|pstate.exe_subi~regout ;
wire \control|Selector32~0_combout ;
wire \control|Selector32~1_combout ;
wire \control|Selector32~2_combout ;
wire \control|Selector0~1_combout ;
wire \datapath|ula|ShiftLeft0~0_combout ;
wire \datapath|ula|Add0~0_combout ;
wire \datapath|ula|ShiftRight0~3_combout ;
wire \datapath|ula|ShiftRight0~4_combout ;
wire \datapath|ula|ShiftRight0~5_combout ;
wire \datapath|ula|ShiftLeft0~1_combout ;
wire \control|r1_ld~0_combout ;
wire \datapath|ula|ShiftRight0~7_combout ;
wire \datapath|ula|ShiftRight0~8_combout ;
wire \datapath|ula|ShiftLeft0~2_combout ;
wire \datapath|ula|Mux1~9_combout ;
wire \datapath|ula|Mux1~10_combout ;
wire \datapath|ula|Mux1~11_combout ;
wire \datapath|ula|Mux1~12_combout ;
wire \datapath|ula|Add0~5_combout ;
wire \datapath|ula|ShiftLeft0~4_combout ;
wire \datapath|ula|Mux1~15_combout ;
wire \datapath|ula|Add0~8_combout ;
wire \datapath|ula|ShiftLeft0~5_combout ;
wire \datapath|ula|ShiftLeft0~7_combout ;
wire \datapath|ula|Add0~11_combout ;
wire \datapath|ula|Add0~14_combout ;
wire \datapath|ula|ShiftLeft0~8_combout ;
wire \datapath|ula|Add0~17_combout ;
wire \datapath|ula|Add0~20_combout ;
wire \datapath|ula|Mux6~4_combout ;
wire \datapath|ula|Mux6~5_combout ;
wire \datapath|ula|Mux6~6_combout ;
wire \datapath|ula|result~0_combout ;
wire \datapath|ula|Add0~23_combout ;
wire \control|state.exe_cjmp~0_combout ;
wire \control|WideOr9~2_combout ;
wire \control|WideOr9~3_combout ;
wire \control|Selector15~0_combout ;
wire \control|Equal0~1_combout ;
wire \control|Selector2~3_combout ;
wire \control|Selector2~4_combout ;
wire \control|state.exe_subi~0_combout ;
wire \control|wren~0_combout ;
wire \control|Selector4~0_combout ;
wire \control|Selector26~1_combout ;
wire \control|Selector48~3_combout ;
wire \control|Selector48~4_combout ;
wire \control|Selector48~5_combout ;
wire \control|Selector48~6_combout ;
wire \control|R2_ld~0_combout ;
wire \datapath|ula|ShiftRight0~10_combout ;
wire \control|Selector2~6_combout ;
wire \control|state.exe_iand~2_combout ;
wire \control|state.exe_add~2_combout ;
wire \control|state.exe_rst~3_combout ;
wire \control|wren~combout ;
wire \control|R3_ld~combout ;
wire \rst~combout ;
wire \clk~combout ;
wire \datapath|pcounter|addr_out[0]~10_combout ;
wire \datapath|pcounter|addr_out[0]~11 ;
wire \datapath|pcounter|addr_out[1]~12_combout ;
wire \datapath|pcounter|addr_out[1]~13 ;
wire \datapath|pcounter|addr_out[2]~14_combout ;
wire \control|mux2_in1[2]~5_combout ;
wire \datapath|pcounter|addr_out[2]~15 ;
wire \datapath|pcounter|addr_out[3]~16_combout ;
wire \control|mux2_in1[3]~6_combout ;
wire \datapath|pcounter|addr_out[3]~17 ;
wire \datapath|pcounter|addr_out[4]~18_combout ;
wire \control|mux2_in1[4]~7_combout ;
wire \control|mux2_in1[9]~2_combout ;
wire \control|state.exe_jmpl~0_combout ;
wire \control|pstate.exe_jmpl~regout ;
wire \control|state.exe_jmph~0_combout ;
wire \control|pstate.exe_jmph~regout ;
wire \control|state.exe_goto~1_combout ;
wire \control|pstate.exe_goto~regout ;
wire \control|Selector2~2_combout ;
wire \control|Selector2~5_combout ;
wire \control|Selector34~0_combout ;
wire \control|sel_mux_pc~combout ;
wire \datapath|pcounter|addr_out[4]~19 ;
wire \datapath|pcounter|addr_out[5]~20_combout ;
wire \control|mux2_in1[5]~8_combout ;
wire \datapath|pcounter|addr_out[5]~21 ;
wire \datapath|pcounter|addr_out[6]~22_combout ;
wire \control|mux2_in1[6]~9_combout ;
wire \datapath|pcounter|addr_out[6]~23 ;
wire \datapath|pcounter|addr_out[7]~24_combout ;
wire \control|mux2_in1[7]~10_combout ;
wire \datapath|pcounter|addr_out[7]~25 ;
wire \datapath|pcounter|addr_out[8]~26_combout ;
wire \control|mux2_in1[8]~11_combout ;
wire \datapath|pcounter|addr_out[8]~27 ;
wire \datapath|pcounter|addr_out[9]~28_combout ;
wire \control|mux2_in1[9]~12_combout ;
wire \control|WideOr2~0_combout ;
wire \control|IR_ld~combout ;
wire \control|Equal0~3_combout ;
wire \control|state.exe_ior~0_combout ;
wire \control|pstate.exe_ior~regout ;
wire \control|Equal0~4_combout ;
wire \control|state.exe_inot~2_combout ;
wire \control|pstate.exe_inot~regout ;
wire \control|state.exe_ixor~0_combout ;
wire \control|pstate.exe_ixor~regout ;
wire \control|WideOr9~0_combout ;
wire \control|Equal0~8_combout ;
wire \control|state.exe_addi~2_combout ;
wire \control|pstate.exe_addi~regout ;
wire \control|state.exe_shr~0_combout ;
wire \control|state.exe_shl~2_combout ;
wire \control|pstate.exe_shl~regout ;
wire \control|state.exe_shr~1_combout ;
wire \control|pstate.exe_shr~regout ;
wire \control|WideOr9~1_combout ;
wire \control|Equal0~5_combout ;
wire \control|state.exe_sub~0_combout ;
wire \control|pstate.exe_sub~regout ;
wire \control|Equal0~7_combout ;
wire \control|state.exe_not~2_combout ;
wire \control|pstate.exe_not~regout ;
wire \control|WideOr26~0_combout ;
wire \control|Selector12~0_combout ;
wire \control|Equal0~10_combout ;
wire \control|state.exe_pinout~2_combout ;
wire \control|pstate.exe_pinout~regout ;
wire \control|Selector32~3_combout ;
wire \control|state.exe_movi~2_combout ;
wire \control|state.exe_cmp~0_combout ;
wire \control|pstate.exe_cmp~regout ;
wire \control|Equal0~9_combout ;
wire \control|state.exe_st~0_combout ;
wire \control|pstate.exe_st~regout ;
wire \control|Selector32~4_combout ;
wire \control|Equal0~2_combout ;
wire \control|state.exe_pinin~0_combout ;
wire \control|pstate.exe_pinin~regout ;
wire \control|Selector46~2_combout ;
wire \control|Rin_ld~combout ;
wire \control|state.exe_mov~2_combout ;
wire \control|pstate.exe_mov~regout ;
wire \control|Selector13~2_combout ;
wire \control|state.exe_rst~12_combout ;
wire \control|state.exe_ld~0_combout ;
wire \control|pstate.exe_ld~regout ;
wire \control|state.exe_movi~3_combout ;
wire \control|pstate.exe_movi~regout ;
wire \control|state.exe_nop~2_combout ;
wire \control|pstate.exe_nop~regout ;
wire \control|Selector0~0_combout ;
wire \control|WideOr19~combout ;
wire \control|Selector13~3_combout ;
wire \control|Selector30~0_combout ;
wire \datapath|mux5E2|Mux2~1_combout ;
wire \control|Selector15~1_combout ;
wire \datapath|mux5E2|Mux0~1_combout ;
wire \control|Selector13~1_combout ;
wire \control|Selector14~2_combout ;
wire \control|Selector14~3_combout ;
wire \datapath|mux5E2|Mux2~2_combout ;
wire \datapath|mux5E2|Mux0~2_combout ;
wire \datapath|mux5E2|Mux0~3_combout ;
wire \datapath|mux5E2|Mux2~3_combout ;
wire \datapath|mux5E2|Mux0~4_combout ;
wire \control|WideOr2~1_combout ;
wire \control|Selector26~0_combout ;
wire \control|Selector7~0_combout ;
wire \control|Selector36~0_combout ;
wire \control|Selector28~0_combout ;
wire \control|Selector35~0_combout ;
wire \control|Selector37~4_combout ;
wire \control|Selector38~4_combout ;
wire \control|Selector39~4_combout ;
wire \control|Selector40~4_combout ;
wire \control|Selector41~4_combout ;
wire \datapath|mux5|Mux0~0_combout ;
wire \control|Equal0~6_combout ;
wire \control|state.exe_or~0_combout ;
wire \control|pstate.exe_or~regout ;
wire \control|Selector20~0_combout ;
wire \control|Selector20~1_combout ;
wire \control|Selector23~0_combout ;
wire \datapath|ula|Mux5~4_combout ;
wire \control|state.exe_and~2_combout ;
wire \control|pstate.exe_and~regout ;
wire \control|state.exe_xor~0_combout ;
wire \control|pstate.exe_xor~regout ;
wire \control|Selector21~0_combout ;
wire \control|Selector21~1_combout ;
wire \control|Selector26~2_combout ;
wire \control|Selector26~3_combout ;
wire \datapath|ula|Mux5~3_combout ;
wire \datapath|ula|Mux7~0_combout ;
wire \datapath|mux5E2|Mux2~4_combout ;
wire \datapath|mux5E2|Mux2~5_combout ;
wire \datapath|mux5E2|Mux2~6_combout ;
wire \datapath|mux5E2|Mux2~7_combout ;
wire \datapath|mux5|Mux2~0_combout ;
wire \datapath|ula|Mux5~9_combout ;
wire \datapath|mux5E2|Mux4~1_combout ;
wire \datapath|mux5E2|Mux4~2_combout ;
wire \datapath|mux5E2|Mux4~3_combout ;
wire \datapath|mux5E2|Mux4~4_combout ;
wire \datapath|mux5|Mux4~0_combout ;
wire \control|WideOr3~combout ;
wire \control|Selector48~0_combout ;
wire \control|Selector48~1_combout ;
wire \control|Selector13~0_combout ;
wire \control|Selector48~2_combout ;
wire \control|Equal36~1_combout ;
wire \control|Selector49~0_combout ;
wire \control|Selector49~1_combout ;
wire \control|Equal40~1_combout ;
wire \control|Selector49~2_combout ;
wire \control|R2_ld~combout ;
wire \datapath|mux5E2|Mux7~1_combout ;
wire \datapath|mux5E2|Mux7~2_combout ;
wire \datapath|mux5E2|Mux7~3_combout ;
wire \datapath|mux5E2|Mux7~4_combout ;
wire \datapath|ula|ShiftRight0~6_combout ;
wire \datapath|mux5|Mux3~0_combout ;
wire \control|Selector16~0_combout ;
wire \control|Selector0~2_combout ;
wire \control|Selector0~3_combout ;
wire \datapath|mux5E1|Mux1~0_combout ;
wire \control|Selector17~2_combout ;
wire \control|Selector18~2_combout ;
wire \control|Selector17~4_combout ;
wire \control|Selector18~3_combout ;
wire \datapath|mux5E1|Mux3~0_combout ;
wire \control|Selector17~3_combout ;
wire \control|Selector17~5_combout ;
wire \datapath|mux5E1|Mux1~1_combout ;
wire \datapath|mux5E1|Mux1~2_combout ;
wire \datapath|mux5E1|Mux3~1_combout ;
wire \datapath|mux5E1|Mux3~combout ;
wire \datapath|mux5E2|Mux5~1_combout ;
wire \datapath|mux5E2|Mux5~2_combout ;
wire \datapath|mux5E2|Mux5~3_combout ;
wire \datapath|mux5E2|Mux5~4_combout ;
wire \datapath|mux5|Mux5~0_combout ;
wire \datapath|ula|ShiftRight0~2_combout ;
wire \datapath|mux5E2|Mux6~1_combout ;
wire \datapath|mux5E2|Mux6~2_combout ;
wire \datapath|mux5E2|Mux6~3_combout ;
wire \datapath|mux5E2|Mux6~4_combout ;
wire \datapath|mux5|Mux6~0_combout ;
wire \datapath|mux5E1|Mux7~0_combout ;
wire \datapath|mux5E1|Mux7~1_combout ;
wire \datapath|mux5E1|Mux7~combout ;
wire \datapath|ula|Add0~2_cout ;
wire \datapath|ula|Add0~4 ;
wire \datapath|ula|Add0~6_combout ;
wire \datapath|ula|Mux5~2_combout ;
wire \datapath|ula|Mux1~16_combout ;
wire \datapath|ula|Mux1~13_combout ;
wire \datapath|ula|Mux1~14_combout ;
wire \datapath|ula|Mux8~0_combout ;
wire \datapath|mux5|Mux6~1_combout ;
wire \datapath|mux5E1|Mux6~0_combout ;
wire \datapath|mux5E1|Mux6~1_combout ;
wire \datapath|mux5E1|Mux6~combout ;
wire \datapath|ula|Add0~7 ;
wire \datapath|ula|Add0~9_combout ;
wire \datapath|ula|Mux3~0_combout ;
wire \datapath|compa|Equal0~2_combout ;
wire \datapath|ula|Mux1~5_combout ;
wire \datapath|ula|Mux1~6_combout ;
wire \datapath|ula|Mux2~0_combout ;
wire \datapath|ula|Mux2~1_combout ;
wire \datapath|ula|Mux2~3_combout ;
wire \datapath|ula|Mux2~4_combout ;
wire \datapath|ula|Mux1~7_combout ;
wire \datapath|ula|Mux1~8_combout ;
wire \datapath|ula|Mux2~2_combout ;
wire \datapath|ula|Mux2~combout ;
wire \datapath|mux5|Mux5~1_combout ;
wire \datapath|mux5E1|Mux5~0_combout ;
wire \datapath|mux5E1|Mux5~1_combout ;
wire \datapath|mux5E1|Mux5~combout ;
wire \datapath|ula|Add0~10 ;
wire \datapath|ula|Add0~13 ;
wire \datapath|ula|Add0~15_combout ;
wire \datapath|ula|ShiftLeft0~3_combout ;
wire \datapath|ula|Mux5~5_combout ;
wire \datapath|compa|Equal0~5_combout ;
wire \datapath|ula|Mux5~6_combout ;
wire \datapath|ula|Mux5~7_combout ;
wire \datapath|ula|Mux4~0_combout ;
wire \datapath|ula|Mux4~1_combout ;
wire \datapath|ula|Mux4~3_combout ;
wire \datapath|ula|Mux4~4_combout ;
wire \datapath|ula|Mux5~14_combout ;
wire \datapath|ula|Mux5~8_combout ;
wire \datapath|ula|Mux4~2_combout ;
wire \datapath|ula|Mux4~combout ;
wire \datapath|mux5|Mux3~1_combout ;
wire \datapath|mux5E2|Mux3~1_combout ;
wire \datapath|mux5E2|Mux3~2_combout ;
wire \datapath|mux5E2|Mux3~3_combout ;
wire \datapath|mux5E2|Mux3~4_combout ;
wire \datapath|mux5|Mux1~0_combout ;
wire \datapath|mux5E1|Mux1~3_combout ;
wire \datapath|mux5E1|Mux1~4_combout ;
wire \datapath|mux5E1|Mux1~combout ;
wire \datapath|ula|ShiftRight0~9_combout ;
wire \datapath|ula|Mux6~7_combout ;
wire \datapath|ula|Mux6~8_combout ;
wire \datapath|ula|Mux6~9_combout ;
wire \datapath|ula|Mux6~13_combout ;
wire \datapath|ula|Mux6~10_combout ;
wire \datapath|ula|Mux6~11_combout ;
wire \datapath|ula|Mux6~14_combout ;
wire \datapath|ula|Mux6~12_combout ;
wire \datapath|mux5|Mux1~1_combout ;
wire \datapath|mux5E2|Mux1~1_combout ;
wire \datapath|mux5E2|Mux1~2_combout ;
wire \datapath|mux5E2|Mux1~3_combout ;
wire \datapath|mux5E2|Mux1~4_combout ;
wire \datapath|ula|Mux1~2_combout ;
wire \datapath|ula|Mux1~3_combout ;
wire \datapath|ula|Add0~12_combout ;
wire \datapath|compa|Equal0~3_combout ;
wire \datapath|ula|Mux3~1_combout ;
wire \datapath|ula|Mux3~2_combout ;
wire \datapath|ula|Mux3~4_combout ;
wire \datapath|ula|Mux3~5_combout ;
wire \datapath|ula|Mux3~3_combout ;
wire \datapath|ula|Mux3~combout ;
wire \datapath|mux5|Mux4~1_combout ;
wire \datapath|mux5E1|Mux4~0_combout ;
wire \datapath|mux5E1|Mux4~1_combout ;
wire \datapath|mux5E1|Mux4~combout ;
wire \datapath|ula|ShiftLeft0~6_combout ;
wire \datapath|compa|Equal0~6_combout ;
wire \datapath|ula|Mux5~10_combout ;
wire \datapath|ula|Mux5~11_combout ;
wire \datapath|ula|Mux5~12_combout ;
wire \datapath|ula|Mux5~13_combout ;
wire \datapath|ula|Mux5~combout ;
wire \datapath|mux5|Mux2~1_combout ;
wire \datapath|mux5E1|Mux2~0_combout ;
wire \datapath|mux5E1|Mux2~1_combout ;
wire \datapath|mux5E1|Mux2~combout ;
wire \datapath|ula|ShiftLeft0~9_combout ;
wire \datapath|compa|Equal0~8_combout ;
wire \datapath|ula|Mux7~1_combout ;
wire \datapath|ula|Mux7~2_combout ;
wire \datapath|ula|Mux7~3_combout ;
wire \datapath|ula|Mux7~4_combout ;
wire \datapath|ula|Mux7~combout ;
wire \datapath|mux5|Mux0~1_combout ;
wire \datapath|mux5E1|Mux0~0_combout ;
wire \datapath|mux5E1|Mux0~1_combout ;
wire \datapath|mux5E1|Mux0~combout ;
wire \datapath|compa|LessThan0~1_cout ;
wire \datapath|compa|LessThan0~3_cout ;
wire \datapath|compa|LessThan0~5_cout ;
wire \datapath|compa|LessThan0~7_cout ;
wire \datapath|compa|LessThan0~9_cout ;
wire \datapath|compa|LessThan0~11_cout ;
wire \datapath|compa|LessThan0~13_cout ;
wire \datapath|compa|LessThan0~14_combout ;
wire \datapath|compa|LessThan1~1_cout ;
wire \datapath|compa|LessThan1~3_cout ;
wire \datapath|compa|LessThan1~5_cout ;
wire \datapath|compa|LessThan1~7_cout ;
wire \datapath|compa|LessThan1~9_cout ;
wire \datapath|compa|LessThan1~11_cout ;
wire \datapath|compa|LessThan1~13_cout ;
wire \datapath|compa|LessThan1~14_combout ;
wire \control|pc_ld~0_combout ;
wire \datapath|compa|Equal0~7_combout ;
wire \datapath|compa|Equal0~9_combout ;
wire \datapath|compa|Equal0~10_combout ;
wire \control|pc_ld~1_combout ;
wire \control|Equal24~0_combout ;
wire \control|pc_ld~2_combout ;
wire \control|Selector5~0_combout ;
wire \control|WideOr12~0_combout ;
wire \control|pc_ld~combout ;
wire \control|state.exe_rst~13_combout ;
wire \control|pstate.exe_rst~regout ;
wire \control|pstate.reset~regout ;
wire \control|WideOr1~0_combout ;
wire \control|ctrl_reset~combout ;
wire \signal_rst~combout ;
wire \control|state~0_combout ;
wire \control|state~1_combout ;
wire \control|pstate.fetch~_wirecell_combout ;
wire \control|pstate.fetch~regout ;
wire \control|pstate.decode~regout ;
wire \control|state.exe_goto~0_combout ;
wire \control|mux2_in1[3]~3_combout ;
wire \control|mux2_in1[1]~4_combout ;
wire \control|Equal0~0_combout ;
wire \control|pc_ld~3_combout ;
wire \control|mux2_in1[3]~0_combout ;
wire \control|mux2_in1[3]~13_combout ;
wire \control|mux2_in1[3]~14_combout ;
wire \control|mux2_in1[0]~1_combout ;
wire \control|Equal36~0_combout ;
wire \control|Selector22~0_combout ;
wire \datapath|mux5|Mux7~0_combout ;
wire \datapath|ula|Add0~3_combout ;
wire \datapath|ula|Mux1~4_combout ;
wire \datapath|compa|Equal0~0_combout ;
wire \datapath|ula|Mux0~0_combout ;
wire \datapath|ula|Mux0~1_combout ;
wire \datapath|ula|Mux0~2_combout ;
wire \datapath|ula|Mux0~3_combout ;
wire \datapath|ula|Mux0~4_combout ;
wire \datapath|ula|Mux0~5_combout ;
wire \datapath|mux5|Mux7~1_combout ;
wire \control|Selector50~0_combout ;
wire \control|Selector50~1_combout ;
wire \control|Equal40~0_combout ;
wire \control|Selector50~2_combout ;
wire \control|r1_ld~combout ;
wire \control|WideOr7~0_combout ;
wire \control|Rout_ld~combout ;
wire [15:0] \datapath|pmem|altsyncram_component|auto_generated|q_a ;
wire [2:0] \control|comp ;
wire [3:0] \control|alu_sel ;
wire [7:0] \datapath|mem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \control|sel_mux5 ;
wire [7:0] \datapath|R1|data_out ;
wire [9:0] \control|mux2_in1 ;
wire [7:0] \control|mem_adr ;
wire [2:0] \control|sel_5e2 ;
wire [15:0] \datapath|IR|data_out ;
wire [2:0] \control|sel_5e1 ;
wire [9:0] \datapath|pcounter|addr_out ;
wire [7:0] \datapath|R3|data_out ;
wire [7:0] \datapath|R2|data_out ;
wire [7:0] \datapath|ROUT|data_out ;
wire [7:0] \datapath|RIN|data_out ;
wire [7:0] \datapath|ula|result ;
wire [7:0] \pinin~combout ;

wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \datapath|mem|altsyncram_component|auto_generated|q_a [0] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [1] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [2] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [3] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [4] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [5] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [6] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [7] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [0] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [1] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [2] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [3] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [4] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [5] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [6] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [7] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [8] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [9] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [10] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [11] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [12] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [13] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [14] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [15] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \datapath|ula|Add0~15 (
// Equation(s):
// \datapath|ula|Add0~15_combout  = (\datapath|ula|Add0~14_combout  & ((\datapath|mux5E1|Mux3~combout  & (\datapath|ula|Add0~13  & VCC)) # (!\datapath|mux5E1|Mux3~combout  & (!\datapath|ula|Add0~13 )))) # (!\datapath|ula|Add0~14_combout  & 
// ((\datapath|mux5E1|Mux3~combout  & (!\datapath|ula|Add0~13 )) # (!\datapath|mux5E1|Mux3~combout  & ((\datapath|ula|Add0~13 ) # (GND)))))
// \datapath|ula|Add0~16  = CARRY((\datapath|ula|Add0~14_combout  & (!\datapath|mux5E1|Mux3~combout  & !\datapath|ula|Add0~13 )) # (!\datapath|ula|Add0~14_combout  & ((!\datapath|ula|Add0~13 ) # (!\datapath|mux5E1|Mux3~combout ))))

	.dataa(\datapath|ula|Add0~14_combout ),
	.datab(\datapath|mux5E1|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~13 ),
	.combout(\datapath|ula|Add0~15_combout ),
	.cout(\datapath|ula|Add0~16 ));
// synopsys translate_off
defparam \datapath|ula|Add0~15 .lut_mask = 16'h9617;
defparam \datapath|ula|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~18 (
// Equation(s):
// \datapath|ula|Add0~18_combout  = ((\datapath|ula|Add0~17_combout  $ (\datapath|mux5E1|Mux2~combout  $ (!\datapath|ula|Add0~16 )))) # (GND)
// \datapath|ula|Add0~19  = CARRY((\datapath|ula|Add0~17_combout  & ((\datapath|mux5E1|Mux2~combout ) # (!\datapath|ula|Add0~16 ))) # (!\datapath|ula|Add0~17_combout  & (\datapath|mux5E1|Mux2~combout  & !\datapath|ula|Add0~16 )))

	.dataa(\datapath|ula|Add0~17_combout ),
	.datab(\datapath|mux5E1|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~16 ),
	.combout(\datapath|ula|Add0~18_combout ),
	.cout(\datapath|ula|Add0~19 ));
// synopsys translate_off
defparam \datapath|ula|Add0~18 .lut_mask = 16'h698E;
defparam \datapath|ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~21 (
// Equation(s):
// \datapath|ula|Add0~21_combout  = (\datapath|ula|Add0~20_combout  & ((\datapath|mux5E1|Mux1~combout  & (\datapath|ula|Add0~19  & VCC)) # (!\datapath|mux5E1|Mux1~combout  & (!\datapath|ula|Add0~19 )))) # (!\datapath|ula|Add0~20_combout  & 
// ((\datapath|mux5E1|Mux1~combout  & (!\datapath|ula|Add0~19 )) # (!\datapath|mux5E1|Mux1~combout  & ((\datapath|ula|Add0~19 ) # (GND)))))
// \datapath|ula|Add0~22  = CARRY((\datapath|ula|Add0~20_combout  & (!\datapath|mux5E1|Mux1~combout  & !\datapath|ula|Add0~19 )) # (!\datapath|ula|Add0~20_combout  & ((!\datapath|ula|Add0~19 ) # (!\datapath|mux5E1|Mux1~combout ))))

	.dataa(\datapath|ula|Add0~20_combout ),
	.datab(\datapath|mux5E1|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~19 ),
	.combout(\datapath|ula|Add0~21_combout ),
	.cout(\datapath|ula|Add0~22 ));
// synopsys translate_off
defparam \datapath|ula|Add0~21 .lut_mask = 16'h9617;
defparam \datapath|ula|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~24 (
// Equation(s):
// \datapath|ula|Add0~24_combout  = \datapath|ula|Add0~23_combout  $ (\datapath|mux5E1|Mux0~combout  $ (!\datapath|ula|Add0~22 ))

	.dataa(\datapath|ula|Add0~23_combout ),
	.datab(\datapath|mux5E1|Mux0~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~22 ),
	.combout(\datapath|ula|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~24 .lut_mask = 16'h6969;
defparam \datapath|ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \datapath|RIN|data_out[0] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [0]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [0]));

cycloneii_lcell_ff \datapath|RIN|data_out[2] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [2]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [2]));

cycloneii_lcell_ff \datapath|RIN|data_out[4] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [4]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [4]));

cycloneii_lcell_ff \datapath|RIN|data_out[6] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [6]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [6]));

cycloneii_lcell_ff \control|pstate.exe_cjmp (
	.clk(\clk~combout ),
	.datain(\control|state.exe_cjmp~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_cjmp~regout ));

cycloneii_lcell_ff \datapath|R3|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [0]));

cycloneii_lcell_ff \datapath|R3|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [1]));

cycloneii_lcell_ff \datapath|R3|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [2]));

cycloneii_lcell_ff \datapath|R3|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [3]));

cycloneii_lcell_ff \datapath|R3|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [4]));

cycloneii_lcell_ff \datapath|R3|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [5]));

cycloneii_lcell_ff \datapath|R3|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [6]));

cycloneii_lcell_ff \datapath|R3|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [7]));

cycloneii_lcell_comb \datapath|compa|Equal0~1 (
// Equation(s):
// \datapath|compa|Equal0~1_combout  = \datapath|mux5E2|Mux6~4_combout  $ (\datapath|mux5E1|Mux6~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux6~4_combout ),
	.datad(\datapath|mux5E1|Mux6~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~1 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~4 (
// Equation(s):
// \datapath|compa|Equal0~4_combout  = (!\datapath|compa|Equal0~0_combout  & (!\datapath|compa|Equal0~1_combout  & (!\datapath|compa|Equal0~2_combout  & !\datapath|compa|Equal0~3_combout )))

	.dataa(\datapath|compa|Equal0~0_combout ),
	.datab(\datapath|compa|Equal0~1_combout ),
	.datac(\datapath|compa|Equal0~2_combout ),
	.datad(\datapath|compa|Equal0~3_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~4 .lut_mask = 16'h0001;
defparam \datapath|compa|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_iand (
	.clk(\clk~combout ),
	.datain(\control|state.exe_iand~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_iand~regout ));

cycloneii_lcell_ff \control|pstate.exe_add (
	.clk(\clk~combout ),
	.datain(\control|state.exe_add~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_add~regout ));

cycloneii_lcell_ff \control|pstate.exe_subi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_subi~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_subi~regout ));

cycloneii_lcell_comb \control|Selector32~0 (
// Equation(s):
// \control|Selector32~0_combout  = (\control|pstate.exe_inot~regout ) # ((\control|pstate.exe_ixor~regout ) # (\control|pstate.exe_ior~regout ))

	.dataa(\control|pstate.exe_inot~regout ),
	.datab(\control|pstate.exe_ixor~regout ),
	.datac(\control|pstate.exe_ior~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~0 .lut_mask = 16'hFEFE;
defparam \control|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~1 (
// Equation(s):
// \control|Selector32~1_combout  = (\control|pstate.exe_iand~regout ) # ((\control|pstate.exe_subi~regout ) # (\control|pstate.exe_addi~regout ))

	.dataa(\control|pstate.exe_iand~regout ),
	.datab(\control|pstate.exe_subi~regout ),
	.datac(\control|pstate.exe_addi~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~1 .lut_mask = 16'hFEFE;
defparam \control|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~2 (
// Equation(s):
// \control|Selector32~2_combout  = (\datapath|IR|data_out [9]) # ((\datapath|IR|data_out [10]) # ((!\control|Selector32~0_combout  & !\control|Selector32~1_combout )))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|Selector32~0_combout ),
	.datad(\control|Selector32~1_combout ),
	.cin(gnd),
	.combout(\control|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~2 .lut_mask = 16'hEEEF;
defparam \control|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector0~1 (
// Equation(s):
// \control|Selector0~1_combout  = (\control|WideOr2~0_combout  & (\control|Selector0~0_combout  & \control|Selector32~2_combout ))

	.dataa(\control|WideOr2~0_combout ),
	.datab(\control|Selector0~0_combout ),
	.datac(\control|Selector32~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~1 .lut_mask = 16'h8080;
defparam \control|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~0 (
// Equation(s):
// \datapath|ula|ShiftLeft0~0_combout  = (!\datapath|mux5E2|Mux7~4_combout  & !\datapath|mux5E2|Mux6~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~0 .lut_mask = 16'h000F;
defparam \datapath|ula|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~0 (
// Equation(s):
// \datapath|ula|Add0~0_combout  = \datapath|mux5E2|Mux7~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~0 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~3 (
// Equation(s):
// \datapath|ula|ShiftRight0~3_combout  = (\datapath|mux5E2|Mux6~4_combout  & ((\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux0~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux1~combout )))))

	.dataa(\datapath|mux5E2|Mux6~4_combout ),
	.datab(\datapath|mux5E1|Mux0~combout ),
	.datac(\datapath|mux5E1|Mux1~combout ),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~3 .lut_mask = 16'h88A0;
defparam \datapath|ula|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~4 (
// Equation(s):
// \datapath|ula|ShiftRight0~4_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux2~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux3~combout )))

	.dataa(\datapath|mux5E1|Mux2~combout ),
	.datab(\datapath|mux5E1|Mux3~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~4 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~5 (
// Equation(s):
// \datapath|ula|ShiftRight0~5_combout  = (\datapath|ula|ShiftRight0~3_combout ) # ((\datapath|ula|ShiftRight0~4_combout  & !\datapath|mux5E2|Mux6~4_combout ))

	.dataa(\datapath|ula|ShiftRight0~3_combout ),
	.datab(\datapath|ula|ShiftRight0~4_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~5 .lut_mask = 16'hAAEE;
defparam \datapath|ula|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~1 (
// Equation(s):
// \datapath|ula|ShiftLeft0~1_combout  = (\datapath|mux5E1|Mux7~combout  & (!\datapath|mux5E2|Mux7~4_combout  & !\datapath|mux5E2|Mux6~4_combout ))

	.dataa(\datapath|mux5E1|Mux7~combout ),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~1 .lut_mask = 16'h000A;
defparam \datapath|ula|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|r1_ld~0 (
// Equation(s):
// \control|r1_ld~0_combout  = (\datapath|IR|data_out [9] & (!\datapath|IR|data_out [0] & !\datapath|IR|data_out [10]))

	.dataa(\datapath|IR|data_out [9]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [0]),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|r1_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|r1_ld~0 .lut_mask = 16'h000A;
defparam \control|r1_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~7 (
// Equation(s):
// \datapath|ula|ShiftRight0~7_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux1~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux2~combout )))

	.dataa(\datapath|mux5E1|Mux1~combout ),
	.datab(\datapath|mux5E1|Mux2~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~8 (
// Equation(s):
// \datapath|ula|ShiftRight0~8_combout  = (\datapath|mux5E2|Mux6~4_combout  & (((\datapath|mux5E1|Mux0~combout  & !\datapath|mux5E2|Mux7~4_combout )))) # (!\datapath|mux5E2|Mux6~4_combout  & (\datapath|ula|ShiftRight0~7_combout ))

	.dataa(\datapath|ula|ShiftRight0~7_combout ),
	.datab(\datapath|mux5E1|Mux0~combout ),
	.datac(\datapath|mux5E2|Mux6~4_combout ),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~8 .lut_mask = 16'h0ACA;
defparam \datapath|ula|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~2 (
// Equation(s):
// \datapath|ula|ShiftLeft0~2_combout  = (!\datapath|mux5E2|Mux6~4_combout  & ((\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux7~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux6~combout )))))

	.dataa(\datapath|mux5E1|Mux7~combout ),
	.datab(\datapath|mux5E1|Mux6~combout ),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~2 .lut_mask = 16'h00AC;
defparam \datapath|ula|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~9 (
// Equation(s):
// \datapath|ula|Mux1~9_combout  = (\control|alu_sel [0] & (((\control|alu_sel [1]) # (!\datapath|mux5E2|Mux6~4_combout )))) # (!\control|alu_sel [0] & (!\control|alu_sel [1] & ((\datapath|mux5E1|Mux6~combout ) # (\datapath|mux5E2|Mux6~4_combout ))))

	.dataa(\datapath|mux5E1|Mux6~combout ),
	.datab(\control|alu_sel [0]),
	.datac(\control|alu_sel [1]),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~9 .lut_mask = 16'hC3CE;
defparam \datapath|ula|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~10 (
// Equation(s):
// \datapath|ula|Mux1~10_combout  = (\datapath|ula|Mux1~6_combout  & ((\datapath|ula|Mux1~9_combout  & ((\datapath|compa|Equal0~1_combout ))) # (!\datapath|ula|Mux1~9_combout  & (\datapath|ula|ShiftLeft0~2_combout )))) # (!\datapath|ula|Mux1~6_combout  & 
// (((\datapath|ula|Mux1~9_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~2_combout ),
	.datab(\datapath|compa|Equal0~1_combout ),
	.datac(\datapath|ula|Mux1~6_combout ),
	.datad(\datapath|ula|Mux1~9_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~10 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~11 (
// Equation(s):
// \datapath|ula|Mux1~11_combout  = (\datapath|ula|Mux1~8_combout  & ((\datapath|ula|Mux1~7_combout  & (\datapath|ula|ShiftRight0~8_combout )) # (!\datapath|ula|Mux1~7_combout  & ((\datapath|ula|Mux1~10_combout ))))) # (!\datapath|ula|Mux1~8_combout  & 
// (((!\datapath|ula|Mux1~7_combout ))))

	.dataa(\datapath|ula|ShiftRight0~8_combout ),
	.datab(\datapath|ula|Mux1~10_combout ),
	.datac(\datapath|ula|Mux1~8_combout ),
	.datad(\datapath|ula|Mux1~7_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~11 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~12 (
// Equation(s):
// \datapath|ula|Mux1~12_combout  = (\datapath|ula|Mux1~3_combout  & ((\datapath|ula|Mux1~11_combout  & ((\datapath|mux5E1|Mux5~combout ))) # (!\datapath|ula|Mux1~11_combout  & (\datapath|ula|ShiftRight0~6_combout )))) # (!\datapath|ula|Mux1~3_combout  & 
// (((\datapath|ula|Mux1~11_combout ))))

	.dataa(\datapath|ula|ShiftRight0~6_combout ),
	.datab(\datapath|mux5E1|Mux5~combout ),
	.datac(\datapath|ula|Mux1~3_combout ),
	.datad(\datapath|ula|Mux1~11_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~12 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~5 (
// Equation(s):
// \datapath|ula|Add0~5_combout  = \datapath|mux5E2|Mux6~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux6~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~5 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~4 (
// Equation(s):
// \datapath|ula|ShiftLeft0~4_combout  = (\datapath|mux5E2|Mux6~4_combout  & (((\datapath|mux5E1|Mux7~combout  & !\datapath|mux5E2|Mux7~4_combout )))) # (!\datapath|mux5E2|Mux6~4_combout  & (\datapath|ula|ShiftLeft0~3_combout ))

	.dataa(\datapath|ula|ShiftLeft0~3_combout ),
	.datab(\datapath|mux5E1|Mux7~combout ),
	.datac(\datapath|mux5E2|Mux6~4_combout ),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~4 .lut_mask = 16'h0ACA;
defparam \datapath|ula|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~15 (
// Equation(s):
// \datapath|ula|Mux1~15_combout  = (\control|alu_sel [1] & !\control|alu_sel [2])

	.dataa(\control|alu_sel [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|alu_sel [2]),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~15 .lut_mask = 16'h00AA;
defparam \datapath|ula|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~8 (
// Equation(s):
// \datapath|ula|Add0~8_combout  = \datapath|mux5E2|Mux5~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux5~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~8 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~5 (
// Equation(s):
// \datapath|ula|ShiftLeft0~5_combout  = (\datapath|mux5E2|Mux6~4_combout  & ((\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux7~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux6~combout )))))

	.dataa(\datapath|mux5E2|Mux6~4_combout ),
	.datab(\datapath|mux5E1|Mux7~combout ),
	.datac(\datapath|mux5E1|Mux6~combout ),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~5 .lut_mask = 16'h88A0;
defparam \datapath|ula|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~7 (
// Equation(s):
// \datapath|ula|ShiftLeft0~7_combout  = (\datapath|ula|ShiftLeft0~5_combout ) # ((\datapath|ula|ShiftLeft0~6_combout  & !\datapath|mux5E2|Mux6~4_combout ))

	.dataa(\datapath|ula|ShiftLeft0~5_combout ),
	.datab(\datapath|ula|ShiftLeft0~6_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~7 .lut_mask = 16'hAAEE;
defparam \datapath|ula|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~11 (
// Equation(s):
// \datapath|ula|Add0~11_combout  = \datapath|mux5E2|Mux4~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux4~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~11 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~14 (
// Equation(s):
// \datapath|ula|Add0~14_combout  = \datapath|mux5E2|Mux3~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux3~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~14 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~8 (
// Equation(s):
// \datapath|ula|ShiftLeft0~8_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux4~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux3~combout )))

	.dataa(\datapath|mux5E1|Mux4~combout ),
	.datab(\datapath|mux5E1|Mux3~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~8 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~17 (
// Equation(s):
// \datapath|ula|Add0~17_combout  = \datapath|mux5E2|Mux2~7_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux2~7_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~17 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~20 (
// Equation(s):
// \datapath|ula|Add0~20_combout  = \datapath|mux5E2|Mux1~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux1~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~20 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~4 (
// Equation(s):
// \datapath|ula|Mux6~4_combout  = (\datapath|ula|Mux5~7_combout  & ((\datapath|ula|Mux5~6_combout  & ((\datapath|compa|Equal0~7_combout ))) # (!\datapath|ula|Mux5~6_combout  & (\datapath|ula|ShiftLeft0~4_combout )))) # (!\datapath|ula|Mux5~7_combout  & 
// (((\datapath|ula|Mux5~6_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~4_combout ),
	.datab(\datapath|compa|Equal0~7_combout ),
	.datac(\datapath|ula|Mux5~7_combout ),
	.datad(\datapath|ula|Mux5~6_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~4 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~5 (
// Equation(s):
// \datapath|ula|Mux6~5_combout  = (\datapath|ula|Mux5~5_combout  & (((\datapath|ula|Mux6~4_combout )))) # (!\datapath|ula|Mux5~5_combout  & ((\datapath|ula|Mux6~4_combout  & ((\datapath|ula|ShiftLeft0~8_combout ))) # (!\datapath|ula|Mux6~4_combout  & 
// (\datapath|mux5E1|Mux2~combout ))))

	.dataa(\datapath|mux5E1|Mux2~combout ),
	.datab(\datapath|ula|ShiftLeft0~8_combout ),
	.datac(\datapath|ula|Mux5~5_combout ),
	.datad(\datapath|ula|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~5 .lut_mask = 16'hFC0A;
defparam \datapath|ula|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~6 (
// Equation(s):
// \datapath|ula|Mux6~6_combout  = (\datapath|ula|Mux5~3_combout  & ((\datapath|ula|Mux6~5_combout ))) # (!\datapath|ula|Mux5~3_combout  & (\datapath|ula|Add0~21_combout ))

	.dataa(\datapath|ula|Mux5~3_combout ),
	.datab(\datapath|ula|Add0~21_combout ),
	.datac(\datapath|ula|Mux6~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~6 .lut_mask = 16'hE4E4;
defparam \datapath|ula|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result~0 (
// Equation(s):
// \datapath|ula|result~0_combout  = (\datapath|mux5E2|Mux0~4_combout  & \datapath|mux5E1|Mux0~combout )

	.dataa(\datapath|mux5E2|Mux0~4_combout ),
	.datab(\datapath|mux5E1|Mux0~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result~0 .lut_mask = 16'h8888;
defparam \datapath|ula|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~23 (
// Equation(s):
// \datapath|ula|Add0~23_combout  = \datapath|mux5E2|Mux0~4_combout  $ (\control|alu_sel [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux0~4_combout ),
	.datad(\control|alu_sel [0]),
	.cin(gnd),
	.combout(\datapath|ula|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Add0~23 .lut_mask = 16'h0FF0;
defparam \datapath|ula|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_cjmp~0 (
// Equation(s):
// \control|state.exe_cjmp~0_combout  = (\datapath|IR|data_out [11] & (\control|state.exe_goto~0_combout  & !\datapath|IR|data_out [12]))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|state.exe_goto~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_cjmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_cjmp~0 .lut_mask = 16'h0088;
defparam \control|state.exe_cjmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr9~2 (
// Equation(s):
// \control|WideOr9~2_combout  = (\control|pstate.exe_cmp~regout ) # ((\control|pstate.exe_pinin~regout ) # ((\control|pstate.exe_st~regout ) # (\control|pstate.exe_ld~regout )))

	.dataa(\control|pstate.exe_cmp~regout ),
	.datab(\control|pstate.exe_pinin~regout ),
	.datac(\control|pstate.exe_st~regout ),
	.datad(\control|pstate.exe_ld~regout ),
	.cin(gnd),
	.combout(\control|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~2 .lut_mask = 16'hFFFE;
defparam \control|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr9~3 (
// Equation(s):
// \control|WideOr9~3_combout  = (\control|WideOr9~2_combout ) # (((!\control|WideOr9~1_combout ) # (!\control|WideOr9~0_combout )) # (!\control|WideOr2~1_combout ))

	.dataa(\control|WideOr9~2_combout ),
	.datab(\control|WideOr2~1_combout ),
	.datac(\control|WideOr9~0_combout ),
	.datad(\control|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~3 .lut_mask = 16'hBFFF;
defparam \control|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector15~0 (
// Equation(s):
// \control|Selector15~0_combout  = (\datapath|IR|data_out [7] & (((\datapath|IR|data_out [9]) # (\control|Selector13~2_combout )))) # (!\datapath|IR|data_out [7] & (\control|Selector13~1_combout  & ((\datapath|IR|data_out [9]) # 
// (\control|Selector13~2_combout ))))

	.dataa(\datapath|IR|data_out [7]),
	.datab(\control|Selector13~1_combout ),
	.datac(\datapath|IR|data_out [9]),
	.datad(\control|Selector13~2_combout ),
	.cin(gnd),
	.combout(\control|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector15~0 .lut_mask = 16'hEEE0;
defparam \control|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~1 (
// Equation(s):
// \control|Equal0~1_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (\datapath|IR|data_out [15] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~1 .lut_mask = 16'h0040;
defparam \control|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector2~3 (
// Equation(s):
// \control|Selector2~3_combout  = (\datapath|IR|data_out [11] & (\control|Equal24~0_combout )) # (!\datapath|IR|data_out [11] & ((\control|Equal0~1_combout  & ((!\control|pc_ld~1_combout ))) # (!\control|Equal0~1_combout  & (\control|Equal24~0_combout ))))

	.dataa(\control|Equal24~0_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~1_combout ),
	.datad(\control|pc_ld~1_combout ),
	.cin(gnd),
	.combout(\control|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~3 .lut_mask = 16'h8ABA;
defparam \control|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector2~4 (
// Equation(s):
// \control|Selector2~4_combout  = (\datapath|IR|data_out [11] & ((\control|Equal0~0_combout  & ((!\control|pc_ld~3_combout ))) # (!\control|Equal0~0_combout  & (\control|Selector2~3_combout )))) # (!\datapath|IR|data_out [11] & (\control|Selector2~3_combout 
// ))

	.dataa(\control|Selector2~3_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~0_combout ),
	.datad(\control|pc_ld~3_combout ),
	.cin(gnd),
	.combout(\control|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~4 .lut_mask = 16'h2AEA;
defparam \control|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_subi~0 (
// Equation(s):
// \control|state.exe_subi~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~8_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_subi~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_subi~0 .lut_mask = 16'h8080;
defparam \control|state.exe_subi~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|wren~0 (
// Equation(s):
// \control|wren~0_combout  = (\control|pstate.fetch~regout ) # (\control|pstate.exe_ld~regout )

	.dataa(\control|pstate.fetch~regout ),
	.datab(\control|pstate.exe_ld~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|wren~0 .lut_mask = 16'hEEEE;
defparam \control|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector4~0 (
// Equation(s):
// \control|Selector4~0_combout  = (\datapath|IR|data_out [0] & ((\control|pstate.fetch~regout ) # ((!\control|Selector0~2_combout )))) # (!\datapath|IR|data_out [0] & (!\control|pstate.exe_pinin~regout  & ((\control|pstate.fetch~regout ) # 
// (!\control|Selector0~2_combout ))))

	.dataa(\datapath|IR|data_out [0]),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|Selector0~2_combout ),
	.datad(\control|pstate.exe_pinin~regout ),
	.cin(gnd),
	.combout(\control|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector4~0 .lut_mask = 16'h8ACF;
defparam \control|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector26~1 (
// Equation(s):
// \control|Selector26~1_combout  = (!\control|pstate.exe_add~regout  & !\control|pstate.exe_or~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|pstate.exe_add~regout ),
	.datad(\control|pstate.exe_or~regout ),
	.cin(gnd),
	.combout(\control|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector26~1 .lut_mask = 16'h000F;
defparam \control|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~3 (
// Equation(s):
// \control|Selector48~3_combout  = (\control|WideOr3~combout  & (((\datapath|IR|data_out [7] & \datapath|IR|data_out [8])) # (!\control|WideOr2~0_combout )))

	.dataa(\control|WideOr3~combout ),
	.datab(\datapath|IR|data_out [7]),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~3 .lut_mask = 16'h80AA;
defparam \control|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~4 (
// Equation(s):
// \control|Selector48~4_combout  = (\control|Selector48~1_combout  & (((\datapath|IR|data_out [5] & \datapath|IR|data_out [6])))) # (!\control|Selector48~1_combout  & (\control|Selector48~3_combout ))

	.dataa(\control|Selector48~1_combout ),
	.datab(\control|Selector48~3_combout ),
	.datac(\datapath|IR|data_out [5]),
	.datad(\datapath|IR|data_out [6]),
	.cin(gnd),
	.combout(\control|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~4 .lut_mask = 16'hE444;
defparam \control|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~5 (
// Equation(s):
// \control|Selector48~5_combout  = (\datapath|IR|data_out [9] & (\datapath|IR|data_out [10] & ((\control|Selector48~1_combout ) # (!\datapath|IR|data_out [0]))))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\datapath|IR|data_out [0]),
	.datad(\control|Selector48~1_combout ),
	.cin(gnd),
	.combout(\control|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~5 .lut_mask = 16'h8808;
defparam \control|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~6 (
// Equation(s):
// \control|Selector48~6_combout  = (\control|Selector48~2_combout  & ((\control|Selector48~1_combout  & (\control|Selector48~4_combout )) # (!\control|Selector48~1_combout  & ((\control|Selector48~5_combout ))))) # (!\control|Selector48~2_combout  & 
// ((\control|Selector48~1_combout  & ((\control|Selector48~5_combout ))) # (!\control|Selector48~1_combout  & (\control|Selector48~4_combout ))))

	.dataa(\control|Selector48~2_combout ),
	.datab(\control|Selector48~4_combout ),
	.datac(\control|Selector48~1_combout ),
	.datad(\control|Selector48~5_combout ),
	.cin(gnd),
	.combout(\control|Selector48~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~6 .lut_mask = 16'hDE84;
defparam \control|Selector48~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R2_ld~0 (
// Equation(s):
// \control|R2_ld~0_combout  = (\datapath|IR|data_out [10] & (!\datapath|IR|data_out [0] & !\datapath|IR|data_out [9]))

	.dataa(\datapath|IR|data_out [10]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [0]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|R2_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|R2_ld~0 .lut_mask = 16'h000A;
defparam \control|R2_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~10 (
// Equation(s):
// \datapath|ula|ShiftRight0~10_combout  = (!\datapath|mux5E2|Mux7~4_combout  & (!\datapath|mux5E2|Mux6~4_combout  & \datapath|mux5E1|Mux0~combout ))

	.dataa(\datapath|mux5E2|Mux7~4_combout ),
	.datab(\datapath|mux5E2|Mux6~4_combout ),
	.datac(\datapath|mux5E1|Mux0~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~10 .lut_mask = 16'h1010;
defparam \datapath|ula|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector2~6 (
// Equation(s):
// \control|Selector2~6_combout  = (\control|pstate.decode~regout  & (\control|Selector2~4_combout  & ((\datapath|IR|data_out [11]) # (!\control|Equal0~0_combout ))))

	.dataa(\control|Equal0~0_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|pstate.decode~regout ),
	.datad(\control|Selector2~4_combout ),
	.cin(gnd),
	.combout(\control|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~6 .lut_mask = 16'hD000;
defparam \control|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_iand~2 (
// Equation(s):
// \control|state.exe_iand~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~3_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_iand~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_iand~2 .lut_mask = 16'h2020;
defparam \control|state.exe_iand~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_add~2 (
// Equation(s):
// \control|state.exe_add~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~5_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_add~2 .lut_mask = 16'h2020;
defparam \control|state.exe_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_rst~3 (
// Equation(s):
// \control|state.exe_rst~3_combout  = (!\datapath|IR|data_out [15] & (!\datapath|IR|data_out [14] & \datapath|IR|data_out [13]))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\datapath|IR|data_out [14]),
	.datac(\datapath|IR|data_out [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_rst~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_rst~3 .lut_mask = 16'h1010;
defparam \control|state.exe_rst~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|wren (
// Equation(s):
// \control|wren~combout  = (\control|Selector4~0_combout  & (!\control|wren~0_combout )) # (!\control|Selector4~0_combout  & ((\control|wren~combout )))

	.dataa(vcc),
	.datab(\control|wren~0_combout ),
	.datac(\control|wren~combout ),
	.datad(\control|Selector4~0_combout ),
	.cin(gnd),
	.combout(\control|wren~combout ),
	.cout());
// synopsys translate_off
defparam \control|wren .lut_mask = 16'h33F0;
defparam \control|wren .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R3_ld (
// Equation(s):
// \control|R3_ld~combout  = (\control|Selector48~6_combout  & (\control|WideOr2~0_combout )) # (!\control|Selector48~6_combout  & ((\control|R3_ld~combout )))

	.dataa(vcc),
	.datab(\control|WideOr2~0_combout ),
	.datac(\control|R3_ld~combout ),
	.datad(\control|Selector48~6_combout ),
	.cin(gnd),
	.combout(\control|R3_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|R3_ld .lut_mask = 16'hCCF0;
defparam \control|R3_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[0]));
// synopsys translate_off
defparam \pinin[0]~I .input_async_reset = "none";
defparam \pinin[0]~I .input_power_up = "low";
defparam \pinin[0]~I .input_register_mode = "none";
defparam \pinin[0]~I .input_sync_reset = "none";
defparam \pinin[0]~I .oe_async_reset = "none";
defparam \pinin[0]~I .oe_power_up = "low";
defparam \pinin[0]~I .oe_register_mode = "none";
defparam \pinin[0]~I .oe_sync_reset = "none";
defparam \pinin[0]~I .operation_mode = "input";
defparam \pinin[0]~I .output_async_reset = "none";
defparam \pinin[0]~I .output_power_up = "low";
defparam \pinin[0]~I .output_register_mode = "none";
defparam \pinin[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[2]));
// synopsys translate_off
defparam \pinin[2]~I .input_async_reset = "none";
defparam \pinin[2]~I .input_power_up = "low";
defparam \pinin[2]~I .input_register_mode = "none";
defparam \pinin[2]~I .input_sync_reset = "none";
defparam \pinin[2]~I .oe_async_reset = "none";
defparam \pinin[2]~I .oe_power_up = "low";
defparam \pinin[2]~I .oe_register_mode = "none";
defparam \pinin[2]~I .oe_sync_reset = "none";
defparam \pinin[2]~I .operation_mode = "input";
defparam \pinin[2]~I .output_async_reset = "none";
defparam \pinin[2]~I .output_power_up = "low";
defparam \pinin[2]~I .output_register_mode = "none";
defparam \pinin[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[4]));
// synopsys translate_off
defparam \pinin[4]~I .input_async_reset = "none";
defparam \pinin[4]~I .input_power_up = "low";
defparam \pinin[4]~I .input_register_mode = "none";
defparam \pinin[4]~I .input_sync_reset = "none";
defparam \pinin[4]~I .oe_async_reset = "none";
defparam \pinin[4]~I .oe_power_up = "low";
defparam \pinin[4]~I .oe_register_mode = "none";
defparam \pinin[4]~I .oe_sync_reset = "none";
defparam \pinin[4]~I .operation_mode = "input";
defparam \pinin[4]~I .output_async_reset = "none";
defparam \pinin[4]~I .output_power_up = "low";
defparam \pinin[4]~I .output_register_mode = "none";
defparam \pinin[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[6]));
// synopsys translate_off
defparam \pinin[6]~I .input_async_reset = "none";
defparam \pinin[6]~I .input_power_up = "low";
defparam \pinin[6]~I .input_register_mode = "none";
defparam \pinin[6]~I .input_sync_reset = "none";
defparam \pinin[6]~I .oe_async_reset = "none";
defparam \pinin[6]~I .oe_power_up = "low";
defparam \pinin[6]~I .oe_register_mode = "none";
defparam \pinin[6]~I .oe_sync_reset = "none";
defparam \pinin[6]~I .operation_mode = "input";
defparam \pinin[6]~I .output_async_reset = "none";
defparam \pinin[6]~I .output_power_up = "low";
defparam \pinin[6]~I .output_register_mode = "none";
defparam \pinin[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[0]~10 (
// Equation(s):
// \datapath|pcounter|addr_out[0]~10_combout  = \datapath|pcounter|addr_out [0] $ (VCC)
// \datapath|pcounter|addr_out[0]~11  = CARRY(\datapath|pcounter|addr_out [0])

	.dataa(\datapath|pcounter|addr_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|pcounter|addr_out[0]~10_combout ),
	.cout(\datapath|pcounter|addr_out[0]~11 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[0]~10 .lut_mask = 16'h55AA;
defparam \datapath|pcounter|addr_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[1]~12 (
// Equation(s):
// \datapath|pcounter|addr_out[1]~12_combout  = (\datapath|pcounter|addr_out [1] & (!\datapath|pcounter|addr_out[0]~11 )) # (!\datapath|pcounter|addr_out [1] & ((\datapath|pcounter|addr_out[0]~11 ) # (GND)))
// \datapath|pcounter|addr_out[1]~13  = CARRY((!\datapath|pcounter|addr_out[0]~11 ) # (!\datapath|pcounter|addr_out [1]))

	.dataa(\datapath|pcounter|addr_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[0]~11 ),
	.combout(\datapath|pcounter|addr_out[1]~12_combout ),
	.cout(\datapath|pcounter|addr_out[1]~13 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[1]~12 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[2]~14 (
// Equation(s):
// \datapath|pcounter|addr_out[2]~14_combout  = (\datapath|pcounter|addr_out [2] & (\datapath|pcounter|addr_out[1]~13  $ (GND))) # (!\datapath|pcounter|addr_out [2] & (!\datapath|pcounter|addr_out[1]~13  & VCC))
// \datapath|pcounter|addr_out[2]~15  = CARRY((\datapath|pcounter|addr_out [2] & !\datapath|pcounter|addr_out[1]~13 ))

	.dataa(\datapath|pcounter|addr_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[1]~13 ),
	.combout(\datapath|pcounter|addr_out[2]~14_combout ),
	.cout(\datapath|pcounter|addr_out[2]~15 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[2]~14 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[2]~5 (
// Equation(s):
// \control|mux2_in1[2]~5_combout  = (\datapath|IR|data_out [3]) # (!\control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|mux2_in1[3]~14_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[2]~5 .lut_mask = 16'hAAFF;
defparam \control|mux2_in1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[3]~16 (
// Equation(s):
// \datapath|pcounter|addr_out[3]~16_combout  = (\datapath|pcounter|addr_out [3] & (!\datapath|pcounter|addr_out[2]~15 )) # (!\datapath|pcounter|addr_out [3] & ((\datapath|pcounter|addr_out[2]~15 ) # (GND)))
// \datapath|pcounter|addr_out[3]~17  = CARRY((!\datapath|pcounter|addr_out[2]~15 ) # (!\datapath|pcounter|addr_out [3]))

	.dataa(\datapath|pcounter|addr_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[2]~15 ),
	.combout(\datapath|pcounter|addr_out[3]~16_combout ),
	.cout(\datapath|pcounter|addr_out[3]~17 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[3]~16 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[3]~6 (
// Equation(s):
// \control|mux2_in1[3]~6_combout  = (\datapath|IR|data_out [4] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [4]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3]~6 .lut_mask = 16'h8888;
defparam \control|mux2_in1[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[3] (
// Equation(s):
// \control|mux2_in1 [3] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[3]~6_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [3])))

	.dataa(vcc),
	.datab(\control|mux2_in1[3]~6_combout ),
	.datac(\control|mux2_in1 [3]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [3]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[4]~18 (
// Equation(s):
// \datapath|pcounter|addr_out[4]~18_combout  = (\datapath|pcounter|addr_out [4] & (\datapath|pcounter|addr_out[3]~17  $ (GND))) # (!\datapath|pcounter|addr_out [4] & (!\datapath|pcounter|addr_out[3]~17  & VCC))
// \datapath|pcounter|addr_out[4]~19  = CARRY((\datapath|pcounter|addr_out [4] & !\datapath|pcounter|addr_out[3]~17 ))

	.dataa(\datapath|pcounter|addr_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[3]~17 ),
	.combout(\datapath|pcounter|addr_out[4]~18_combout ),
	.cout(\datapath|pcounter|addr_out[4]~19 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[4]~18 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[4]~7 (
// Equation(s):
// \control|mux2_in1[4]~7_combout  = (\datapath|IR|data_out [5] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [5]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[4]~7 .lut_mask = 16'h8888;
defparam \control|mux2_in1[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[4] (
// Equation(s):
// \control|mux2_in1 [4] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[4]~7_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [4])))

	.dataa(vcc),
	.datab(\control|mux2_in1[4]~7_combout ),
	.datac(\control|mux2_in1 [4]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [4]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[4] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[9]~2 (
// Equation(s):
// \control|mux2_in1[9]~2_combout  = (\datapath|IR|data_out [15] & (!\datapath|IR|data_out [13] & !\datapath|IR|data_out [14]))

	.dataa(\datapath|IR|data_out [15]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [13]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|mux2_in1[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[9]~2 .lut_mask = 16'h000A;
defparam \control|mux2_in1[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_jmpl~0 (
// Equation(s):
// \control|state.exe_jmpl~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & \control|state.exe_goto~0_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state.exe_goto~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_jmpl~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_jmpl~0 .lut_mask = 16'h8080;
defparam \control|state.exe_jmpl~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_jmpl (
	.clk(\clk~combout ),
	.datain(\control|state.exe_jmpl~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_jmpl~regout ));

cycloneii_lcell_comb \control|state.exe_jmph~0 (
// Equation(s):
// \control|state.exe_jmph~0_combout  = (\datapath|IR|data_out [12] & (\control|state.exe_goto~0_combout  & !\datapath|IR|data_out [11]))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\control|state.exe_goto~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state.exe_jmph~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_jmph~0 .lut_mask = 16'h0088;
defparam \control|state.exe_jmph~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_jmph (
	.clk(\clk~combout ),
	.datain(\control|state.exe_jmph~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_jmph~regout ));

cycloneii_lcell_comb \control|state.exe_goto~1 (
// Equation(s):
// \control|state.exe_goto~1_combout  = (\control|state.exe_goto~0_combout  & (!\datapath|IR|data_out [11] & !\datapath|IR|data_out [12]))

	.dataa(\control|state.exe_goto~0_combout ),
	.datab(vcc),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_goto~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_goto~1 .lut_mask = 16'h000A;
defparam \control|state.exe_goto~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_goto (
	.clk(\clk~combout ),
	.datain(\control|state.exe_goto~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_goto~regout ));

cycloneii_lcell_comb \control|Selector2~2 (
// Equation(s):
// \control|Selector2~2_combout  = (!\control|pstate.exe_cjmp~regout  & (!\control|pstate.exe_jmpl~regout  & (!\control|pstate.exe_jmph~regout  & !\control|pstate.exe_goto~regout )))

	.dataa(\control|pstate.exe_cjmp~regout ),
	.datab(\control|pstate.exe_jmpl~regout ),
	.datac(\control|pstate.exe_jmph~regout ),
	.datad(\control|pstate.exe_goto~regout ),
	.cin(gnd),
	.combout(\control|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~2 .lut_mask = 16'h0001;
defparam \control|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector2~5 (
// Equation(s):
// \control|Selector2~5_combout  = (\control|Selector2~6_combout ) # (((\control|pstate.fetch~regout  & !\control|mux2_in1[9]~2_combout )) # (!\control|Selector2~2_combout ))

	.dataa(\control|Selector2~6_combout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|mux2_in1[9]~2_combout ),
	.datad(\control|Selector2~2_combout ),
	.cin(gnd),
	.combout(\control|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~5 .lut_mask = 16'hAEFF;
defparam \control|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector34~0 (
// Equation(s):
// \control|Selector34~0_combout  = (\control|pstate.decode~regout  & (\control|mux2_in1[9]~2_combout )) # (!\control|pstate.decode~regout  & (((\control|pstate.fetch~regout ) # (!\control|Selector2~2_combout ))))

	.dataa(\control|mux2_in1[9]~2_combout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|Selector2~2_combout ),
	.datad(\control|pstate.decode~regout ),
	.cin(gnd),
	.combout(\control|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector34~0 .lut_mask = 16'hAACF;
defparam \control|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_mux_pc (
// Equation(s):
// \control|sel_mux_pc~combout  = (\control|Selector34~0_combout  & (\control|Selector2~5_combout )) # (!\control|Selector34~0_combout  & ((\control|sel_mux_pc~combout )))

	.dataa(vcc),
	.datab(\control|Selector2~5_combout ),
	.datac(\control|sel_mux_pc~combout ),
	.datad(\control|Selector34~0_combout ),
	.cin(gnd),
	.combout(\control|sel_mux_pc~combout ),
	.cout());
// synopsys translate_off
defparam \control|sel_mux_pc .lut_mask = 16'hCCF0;
defparam \control|sel_mux_pc .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_out[5]~20 (
// Equation(s):
// \datapath|pcounter|addr_out[5]~20_combout  = (\datapath|pcounter|addr_out [5] & (!\datapath|pcounter|addr_out[4]~19 )) # (!\datapath|pcounter|addr_out [5] & ((\datapath|pcounter|addr_out[4]~19 ) # (GND)))
// \datapath|pcounter|addr_out[5]~21  = CARRY((!\datapath|pcounter|addr_out[4]~19 ) # (!\datapath|pcounter|addr_out [5]))

	.dataa(\datapath|pcounter|addr_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[4]~19 ),
	.combout(\datapath|pcounter|addr_out[5]~20_combout ),
	.cout(\datapath|pcounter|addr_out[5]~21 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[5]~20 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[5]~8 (
// Equation(s):
// \control|mux2_in1[5]~8_combout  = (\datapath|IR|data_out [6] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [6]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[5]~8 .lut_mask = 16'h8888;
defparam \control|mux2_in1[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[5] (
// Equation(s):
// \control|mux2_in1 [5] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[5]~8_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [5])))

	.dataa(vcc),
	.datab(\control|mux2_in1[5]~8_combout ),
	.datac(\control|mux2_in1 [5]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [5]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[5] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[5]~20_combout ),
	.sdata(\control|mux2_in1 [5]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [5]));

cycloneii_lcell_comb \datapath|pcounter|addr_out[6]~22 (
// Equation(s):
// \datapath|pcounter|addr_out[6]~22_combout  = (\datapath|pcounter|addr_out [6] & (\datapath|pcounter|addr_out[5]~21  $ (GND))) # (!\datapath|pcounter|addr_out [6] & (!\datapath|pcounter|addr_out[5]~21  & VCC))
// \datapath|pcounter|addr_out[6]~23  = CARRY((\datapath|pcounter|addr_out [6] & !\datapath|pcounter|addr_out[5]~21 ))

	.dataa(\datapath|pcounter|addr_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[5]~21 ),
	.combout(\datapath|pcounter|addr_out[6]~22_combout ),
	.cout(\datapath|pcounter|addr_out[6]~23 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[6]~22 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[6]~9 (
// Equation(s):
// \control|mux2_in1[6]~9_combout  = (\datapath|IR|data_out [7] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [7]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[6]~9 .lut_mask = 16'h8888;
defparam \control|mux2_in1[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[6] (
// Equation(s):
// \control|mux2_in1 [6] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[6]~9_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [6])))

	.dataa(vcc),
	.datab(\control|mux2_in1[6]~9_combout ),
	.datac(\control|mux2_in1 [6]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [6]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[6] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[6]~22_combout ),
	.sdata(\control|mux2_in1 [6]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [6]));

cycloneii_lcell_comb \datapath|pcounter|addr_out[7]~24 (
// Equation(s):
// \datapath|pcounter|addr_out[7]~24_combout  = (\datapath|pcounter|addr_out [7] & (!\datapath|pcounter|addr_out[6]~23 )) # (!\datapath|pcounter|addr_out [7] & ((\datapath|pcounter|addr_out[6]~23 ) # (GND)))
// \datapath|pcounter|addr_out[7]~25  = CARRY((!\datapath|pcounter|addr_out[6]~23 ) # (!\datapath|pcounter|addr_out [7]))

	.dataa(\datapath|pcounter|addr_out [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[6]~23 ),
	.combout(\datapath|pcounter|addr_out[7]~24_combout ),
	.cout(\datapath|pcounter|addr_out[7]~25 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[7]~24 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[7]~10 (
// Equation(s):
// \control|mux2_in1[7]~10_combout  = (\datapath|IR|data_out [8] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [8]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[7]~10 .lut_mask = 16'h8888;
defparam \control|mux2_in1[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[7] (
// Equation(s):
// \control|mux2_in1 [7] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[7]~10_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [7])))

	.dataa(vcc),
	.datab(\control|mux2_in1[7]~10_combout ),
	.datac(\control|mux2_in1 [7]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [7]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[7] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[7]~24_combout ),
	.sdata(\control|mux2_in1 [7]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [7]));

cycloneii_lcell_comb \datapath|pcounter|addr_out[8]~26 (
// Equation(s):
// \datapath|pcounter|addr_out[8]~26_combout  = (\datapath|pcounter|addr_out [8] & (\datapath|pcounter|addr_out[7]~25  $ (GND))) # (!\datapath|pcounter|addr_out [8] & (!\datapath|pcounter|addr_out[7]~25  & VCC))
// \datapath|pcounter|addr_out[8]~27  = CARRY((\datapath|pcounter|addr_out [8] & !\datapath|pcounter|addr_out[7]~25 ))

	.dataa(\datapath|pcounter|addr_out [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[7]~25 ),
	.combout(\datapath|pcounter|addr_out[8]~26_combout ),
	.cout(\datapath|pcounter|addr_out[8]~27 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[8]~26 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[8]~11 (
// Equation(s):
// \control|mux2_in1[8]~11_combout  = (\datapath|IR|data_out [9] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [9]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[8]~11 .lut_mask = 16'h8888;
defparam \control|mux2_in1[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[8] (
// Equation(s):
// \control|mux2_in1 [8] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[8]~11_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [8])))

	.dataa(vcc),
	.datab(\control|mux2_in1[8]~11_combout ),
	.datac(\control|mux2_in1 [8]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [8]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[8] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[8] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[8]~26_combout ),
	.sdata(\control|mux2_in1 [8]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [8]));

cycloneii_lcell_comb \datapath|pcounter|addr_out[9]~28 (
// Equation(s):
// \datapath|pcounter|addr_out[9]~28_combout  = \datapath|pcounter|addr_out [9] $ (\datapath|pcounter|addr_out[8]~27 )

	.dataa(\datapath|pcounter|addr_out [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[8]~27 ),
	.combout(\datapath|pcounter|addr_out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|pcounter|addr_out[9]~28 .lut_mask = 16'h5A5A;
defparam \datapath|pcounter|addr_out[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[9]~12 (
// Equation(s):
// \control|mux2_in1[9]~12_combout  = (\datapath|IR|data_out [10] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [10]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[9]~12 .lut_mask = 16'h8888;
defparam \control|mux2_in1[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[9] (
// Equation(s):
// \control|mux2_in1 [9] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[9]~12_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [9])))

	.dataa(vcc),
	.datab(\control|mux2_in1[9]~12_combout ),
	.datac(\control|mux2_in1 [9]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [9]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[9] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[9] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[9]~28_combout ),
	.sdata(\control|mux2_in1 [9]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [9]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr2~0 (
// Equation(s):
// \control|WideOr2~0_combout  = (\control|pstate.reset~regout  & (!\control|pstate.decode~regout  & !\control|pstate.fetch~regout ))

	.dataa(\control|pstate.reset~regout ),
	.datab(vcc),
	.datac(\control|pstate.decode~regout ),
	.datad(\control|pstate.fetch~regout ),
	.cin(gnd),
	.combout(\control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2~0 .lut_mask = 16'h000A;
defparam \control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|IR_ld (
// Equation(s):
// \control|IR_ld~combout  = (\control|WideOr2~0_combout  & ((\control|IR_ld~combout ))) # (!\control|WideOr2~0_combout  & (\control|pstate.fetch~regout ))

	.dataa(vcc),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|IR_ld~combout ),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|IR_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|IR_ld .lut_mask = 16'hF0CC;
defparam \control|IR_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[15] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [15]));

cycloneii_lcell_comb \control|Equal0~3 (
// Equation(s):
// \control|Equal0~3_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~3 .lut_mask = 16'h0400;
defparam \control|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_ior~0 (
// Equation(s):
// \control|state.exe_ior~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~3_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_ior~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ior~0 .lut_mask = 16'h8080;
defparam \control|state.exe_ior~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ior (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ior~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ior~regout ));

cycloneii_lcell_comb \control|Equal0~4 (
// Equation(s):
// \control|Equal0~4_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~4 .lut_mask = 16'h0200;
defparam \control|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_inot~2 (
// Equation(s):
// \control|state.exe_inot~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~4_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_inot~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_inot~2 .lut_mask = 16'h2020;
defparam \control|state.exe_inot~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_inot (
	.clk(\clk~combout ),
	.datain(\control|state.exe_inot~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_inot~regout ));

cycloneii_lcell_comb \control|state.exe_ixor~0 (
// Equation(s):
// \control|state.exe_ixor~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~4_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_ixor~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ixor~0 .lut_mask = 16'h8080;
defparam \control|state.exe_ixor~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ixor (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ixor~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ixor~regout ));

cycloneii_lcell_comb \control|WideOr9~0 (
// Equation(s):
// \control|WideOr9~0_combout  = (!\control|pstate.exe_iand~regout  & (!\control|pstate.exe_ior~regout  & (!\control|pstate.exe_inot~regout  & !\control|pstate.exe_ixor~regout )))

	.dataa(\control|pstate.exe_iand~regout ),
	.datab(\control|pstate.exe_ior~regout ),
	.datac(\control|pstate.exe_inot~regout ),
	.datad(\control|pstate.exe_ixor~regout ),
	.cin(gnd),
	.combout(\control|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~0 .lut_mask = 16'h0001;
defparam \control|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~8 (
// Equation(s):
// \control|Equal0~8_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~8 .lut_mask = 16'h0100;
defparam \control|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_addi~2 (
// Equation(s):
// \control|state.exe_addi~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~8_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_addi~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_addi~2 .lut_mask = 16'h2020;
defparam \control|state.exe_addi~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_addi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_addi~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_addi~regout ));

cycloneii_lcell_comb \control|state.exe_shr~0 (
// Equation(s):
// \control|state.exe_shr~0_combout  = (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & (\datapath|IR|data_out [14] & \datapath|IR|data_out [15])))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [14]),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_shr~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_shr~0 .lut_mask = 16'h8000;
defparam \control|state.exe_shr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_shl~2 (
// Equation(s):
// \control|state.exe_shl~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|state.exe_shr~0_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|state.exe_shr~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_shl~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_shl~2 .lut_mask = 16'h2020;
defparam \control|state.exe_shl~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_shl (
	.clk(\clk~combout ),
	.datain(\control|state.exe_shl~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_shl~regout ));

cycloneii_lcell_comb \control|state.exe_shr~1 (
// Equation(s):
// \control|state.exe_shr~1_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|state.exe_shr~0_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|state.exe_shr~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_shr~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_shr~1 .lut_mask = 16'h8080;
defparam \control|state.exe_shr~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_shr (
	.clk(\clk~combout ),
	.datain(\control|state.exe_shr~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_shr~regout ));

cycloneii_lcell_comb \control|WideOr9~1 (
// Equation(s):
// \control|WideOr9~1_combout  = (!\control|pstate.exe_subi~regout  & (!\control|pstate.exe_addi~regout  & (!\control|pstate.exe_shl~regout  & !\control|pstate.exe_shr~regout )))

	.dataa(\control|pstate.exe_subi~regout ),
	.datab(\control|pstate.exe_addi~regout ),
	.datac(\control|pstate.exe_shl~regout ),
	.datad(\control|pstate.exe_shr~regout ),
	.cin(gnd),
	.combout(\control|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~1 .lut_mask = 16'h0001;
defparam \control|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~5 (
// Equation(s):
// \control|Equal0~5_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~5 .lut_mask = 16'h1000;
defparam \control|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_sub~0 (
// Equation(s):
// \control|state.exe_sub~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~5_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_sub~0 .lut_mask = 16'h8080;
defparam \control|state.exe_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_sub (
	.clk(\clk~combout ),
	.datain(\control|state.exe_sub~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_sub~regout ));

cycloneii_lcell_comb \control|Equal0~7 (
// Equation(s):
// \control|Equal0~7_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~7 .lut_mask = 16'h2000;
defparam \control|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_not~2 (
// Equation(s):
// \control|state.exe_not~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~7_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_not~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_not~2 .lut_mask = 16'h2020;
defparam \control|state.exe_not~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_not (
	.clk(\clk~combout ),
	.datain(\control|state.exe_not~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_not~regout ));

cycloneii_lcell_comb \control|WideOr26~0 (
// Equation(s):
// \control|WideOr26~0_combout  = (\control|Selector13~0_combout  & (\control|WideOr9~1_combout  & (!\control|pstate.exe_sub~regout  & !\control|pstate.exe_not~regout )))

	.dataa(\control|Selector13~0_combout ),
	.datab(\control|WideOr9~1_combout ),
	.datac(\control|pstate.exe_sub~regout ),
	.datad(\control|pstate.exe_not~regout ),
	.cin(gnd),
	.combout(\control|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr26~0 .lut_mask = 16'h0008;
defparam \control|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector12~0 (
// Equation(s):
// \control|Selector12~0_combout  = (\control|pstate.exe_mov~regout ) # (((\control|Equal36~0_combout  & !\control|WideOr9~0_combout )) # (!\control|WideOr26~0_combout ))

	.dataa(\control|pstate.exe_mov~regout ),
	.datab(\control|Equal36~0_combout ),
	.datac(\control|WideOr9~0_combout ),
	.datad(\control|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector12~0 .lut_mask = 16'hAEFF;
defparam \control|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~10 (
// Equation(s):
// \control|Equal0~10_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~10 .lut_mask = 16'h0002;
defparam \control|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_pinout~2 (
// Equation(s):
// \control|state.exe_pinout~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~10_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_pinout~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_pinout~2 .lut_mask = 16'h2020;
defparam \control|state.exe_pinout~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_pinout (
	.clk(\clk~combout ),
	.datain(\control|state.exe_pinout~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_pinout~regout ));

cycloneii_lcell_comb \control|Selector32~3 (
// Equation(s):
// \control|Selector32~3_combout  = (\datapath|IR|data_out [0]) # (!\control|pstate.exe_pinout~regout )

	.dataa(\datapath|IR|data_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|pstate.exe_pinout~regout ),
	.cin(gnd),
	.combout(\control|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~3 .lut_mask = 16'hAAFF;
defparam \control|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_movi~2 (
// Equation(s):
// \control|state.exe_movi~2_combout  = (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & (\datapath|IR|data_out [14] & !\datapath|IR|data_out [15])))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [14]),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_movi~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_movi~2 .lut_mask = 16'h0080;
defparam \control|state.exe_movi~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_cmp~0 (
// Equation(s):
// \control|state.exe_cmp~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|state.exe_movi~2_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|state.exe_movi~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_cmp~0 .lut_mask = 16'h8080;
defparam \control|state.exe_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_cmp (
	.clk(\clk~combout ),
	.datain(\control|state.exe_cmp~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_cmp~regout ));

cycloneii_lcell_comb \control|Equal0~9 (
// Equation(s):
// \control|Equal0~9_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~9 .lut_mask = 16'h0001;
defparam \control|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_st~0 (
// Equation(s):
// \control|state.exe_st~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~9_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_st~0 .lut_mask = 16'h8080;
defparam \control|state.exe_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_st (
	.clk(\clk~combout ),
	.datain(\control|state.exe_st~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_st~regout ));

cycloneii_lcell_comb \control|Selector32~4 (
// Equation(s):
// \control|Selector32~4_combout  = (\control|Selector0~1_combout  & (\control|Selector32~3_combout  & (!\control|pstate.exe_cmp~regout  & !\control|pstate.exe_st~regout )))

	.dataa(\control|Selector0~1_combout ),
	.datab(\control|Selector32~3_combout ),
	.datac(\control|pstate.exe_cmp~regout ),
	.datad(\control|pstate.exe_st~regout ),
	.cin(gnd),
	.combout(\control|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~4 .lut_mask = 16'h0008;
defparam \control|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_mux5[0] (
// Equation(s):
// \control|sel_mux5 [0] = (\control|Selector32~4_combout  & (\control|Selector12~0_combout )) # (!\control|Selector32~4_combout  & ((\control|sel_mux5 [0])))

	.dataa(vcc),
	.datab(\control|Selector12~0_combout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|Selector32~4_combout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[0] .lut_mask = 16'hCCF0;
defparam \control|sel_mux5[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \pinin[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[7]));
// synopsys translate_off
defparam \pinin[7]~I .input_async_reset = "none";
defparam \pinin[7]~I .input_power_up = "low";
defparam \pinin[7]~I .input_register_mode = "none";
defparam \pinin[7]~I .input_sync_reset = "none";
defparam \pinin[7]~I .oe_async_reset = "none";
defparam \pinin[7]~I .oe_power_up = "low";
defparam \pinin[7]~I .oe_register_mode = "none";
defparam \pinin[7]~I .oe_sync_reset = "none";
defparam \pinin[7]~I .operation_mode = "input";
defparam \pinin[7]~I .output_async_reset = "none";
defparam \pinin[7]~I .output_power_up = "low";
defparam \pinin[7]~I .output_register_mode = "none";
defparam \pinin[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~2 (
// Equation(s):
// \control|Equal0~2_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (!\datapath|IR|data_out [15] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~2 .lut_mask = 16'h0004;
defparam \control|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_pinin~0 (
// Equation(s):
// \control|state.exe_pinin~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~2_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_pinin~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_pinin~0 .lut_mask = 16'h8080;
defparam \control|state.exe_pinin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_pinin (
	.clk(\clk~combout ),
	.datain(\control|state.exe_pinin~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_pinin~regout ));

cycloneii_lcell_comb \control|Selector46~2 (
// Equation(s):
// \control|Selector46~2_combout  = ((\control|pstate.fetch~regout ) # ((\control|pstate.exe_pinin~regout ) # (\control|state.exe_pinin~0_combout ))) # (!\control|pstate.reset~regout )

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|pstate.exe_pinin~regout ),
	.datad(\control|state.exe_pinin~0_combout ),
	.cin(gnd),
	.combout(\control|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector46~2 .lut_mask = 16'hFFFD;
defparam \control|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Rin_ld (
// Equation(s):
// \control|Rin_ld~combout  = (\control|Selector46~2_combout  & (\control|pstate.decode~regout )) # (!\control|Selector46~2_combout  & ((\control|Rin_ld~combout )))

	.dataa(vcc),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Rin_ld~combout ),
	.datad(\control|Selector46~2_combout ),
	.cin(gnd),
	.combout(\control|Rin_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|Rin_ld .lut_mask = 16'hCCF0;
defparam \control|Rin_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|RIN|data_out[7] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [7]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [7]));

cycloneii_lcell_comb \control|state.exe_mov~2 (
// Equation(s):
// \control|state.exe_mov~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~2_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_mov~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_mov~2 .lut_mask = 16'h2020;
defparam \control|state.exe_mov~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_mov (
	.clk(\clk~combout ),
	.datain(\control|state.exe_mov~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_mov~regout ));

cycloneii_lcell_comb \control|Selector13~2 (
// Equation(s):
// \control|Selector13~2_combout  = (\control|Selector13~0_combout  & (!\control|pstate.exe_not~regout  & (!\control|pstate.exe_st~regout  & !\control|pstate.exe_mov~regout )))

	.dataa(\control|Selector13~0_combout ),
	.datab(\control|pstate.exe_not~regout ),
	.datac(\control|pstate.exe_st~regout ),
	.datad(\control|pstate.exe_mov~regout ),
	.cin(gnd),
	.combout(\control|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector13~2 .lut_mask = 16'h0002;
defparam \control|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_rst~12 (
// Equation(s):
// \control|state.exe_rst~12_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [14] & !\datapath|IR|data_out [15]))

	.dataa(\datapath|IR|data_out [13]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [14]),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_rst~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_rst~12 .lut_mask = 16'h000A;
defparam \control|state.exe_rst~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_ld~0 (
// Equation(s):
// \control|state.exe_ld~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & (\control|state.exe_rst~12_combout  & !\datapath|IR|data_out [12])))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|state.exe_rst~12_combout ),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ld~0 .lut_mask = 16'h0080;
defparam \control|state.exe_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ld (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ld~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ld~regout ));

cycloneii_lcell_comb \control|state.exe_movi~3 (
// Equation(s):
// \control|state.exe_movi~3_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|state.exe_movi~2_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|state.exe_movi~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_movi~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_movi~3 .lut_mask = 16'h2020;
defparam \control|state.exe_movi~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_movi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_movi~3_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_movi~regout ));

cycloneii_lcell_comb \control|state.exe_nop~2 (
// Equation(s):
// \control|state.exe_nop~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~9_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_nop~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_nop~2 .lut_mask = 16'h2020;
defparam \control|state.exe_nop~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_nop (
	.clk(\clk~combout ),
	.datain(\control|state.exe_nop~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_nop~regout ));

cycloneii_lcell_comb \control|Selector0~0 (
// Equation(s):
// \control|Selector0~0_combout  = (\control|Selector2~2_combout  & (!\control|pstate.exe_movi~regout  & (!\control|pstate.exe_nop~regout  & !\control|pstate.exe_rst~regout )))

	.dataa(\control|Selector2~2_combout ),
	.datab(\control|pstate.exe_movi~regout ),
	.datac(\control|pstate.exe_nop~regout ),
	.datad(\control|pstate.exe_rst~regout ),
	.cin(gnd),
	.combout(\control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~0 .lut_mask = 16'h0002;
defparam \control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr19 (
// Equation(s):
// \control|WideOr19~combout  = (\control|pstate.exe_pinout~regout ) # ((\control|pstate.exe_ld~regout ) # ((!\control|Selector0~0_combout ) # (!\control|WideOr2~0_combout )))

	.dataa(\control|pstate.exe_pinout~regout ),
	.datab(\control|pstate.exe_ld~regout ),
	.datac(\control|WideOr2~0_combout ),
	.datad(\control|Selector0~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19 .lut_mask = 16'hEFFF;
defparam \control|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector13~3 (
// Equation(s):
// \control|Selector13~3_combout  = (\control|Selector13~1_combout  & (\control|Selector13~2_combout  & !\control|WideOr19~combout ))

	.dataa(\control|Selector13~1_combout ),
	.datab(\control|Selector13~2_combout ),
	.datac(vcc),
	.datad(\control|WideOr19~combout ),
	.cin(gnd),
	.combout(\control|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector13~3 .lut_mask = 16'h0088;
defparam \control|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [0]));

cycloneii_lcell_comb \control|Selector30~0 (
// Equation(s):
// \control|Selector30~0_combout  = (\control|Selector32~2_combout  & (!\control|WideOr19~combout  & ((\datapath|IR|data_out [0]) # (!\control|pstate.exe_pinin~regout ))))

	.dataa(\control|Selector32~2_combout ),
	.datab(\datapath|IR|data_out [0]),
	.datac(\control|pstate.exe_pinin~regout ),
	.datad(\control|WideOr19~combout ),
	.cin(gnd),
	.combout(\control|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector30~0 .lut_mask = 16'h008A;
defparam \control|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[2] (
// Equation(s):
// \control|sel_5e2 [2] = (\control|Selector30~0_combout  & (\control|Selector13~3_combout )) # (!\control|Selector30~0_combout  & ((\control|sel_5e2 [2])))

	.dataa(vcc),
	.datab(\control|Selector13~3_combout ),
	.datac(\control|sel_5e2 [2]),
	.datad(\control|Selector30~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [2]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[2] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~1 (
// Equation(s):
// \datapath|mux5E2|Mux2~1_combout  = (\control|sel_5e2 [1] & !\control|sel_5e2 [2])

	.dataa(\control|sel_5e2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|sel_5e2 [2]),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~1 .lut_mask = 16'h00AA;
defparam \datapath|mux5E2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector15~1 (
// Equation(s):
// \control|Selector15~1_combout  = (\control|Selector15~0_combout  & (!\control|pstate.exe_pinin~regout  & !\control|WideOr19~combout ))

	.dataa(\control|Selector15~0_combout ),
	.datab(vcc),
	.datac(\control|pstate.exe_pinin~regout ),
	.datad(\control|WideOr19~combout ),
	.cin(gnd),
	.combout(\control|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector15~1 .lut_mask = 16'h000A;
defparam \control|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[0] (
// Equation(s):
// \control|sel_5e2 [0] = (\control|Selector30~0_combout  & (\control|Selector15~1_combout )) # (!\control|Selector30~0_combout  & ((\control|sel_5e2 [0])))

	.dataa(vcc),
	.datab(\control|Selector15~1_combout ),
	.datac(\control|sel_5e2 [0]),
	.datad(\control|Selector30~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[0] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~1 (
// Equation(s):
// \datapath|mux5E2|Mux0~1_combout  = (\datapath|R1|data_out [7] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [7]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector13~1 (
// Equation(s):
// \control|Selector13~1_combout  = (!\control|pstate.exe_sub~regout  & ((!\control|pstate.exe_cmp~regout ) # (!\datapath|IR|data_out [0])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [0]),
	.datac(\control|pstate.exe_cmp~regout ),
	.datad(\control|pstate.exe_sub~regout ),
	.cin(gnd),
	.combout(\control|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector13~1 .lut_mask = 16'h003F;
defparam \control|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector14~2 (
// Equation(s):
// \control|Selector14~2_combout  = (\datapath|IR|data_out [8] & (((\datapath|IR|data_out [10] & !\control|Selector13~2_combout )) # (!\control|Selector13~1_combout ))) # (!\datapath|IR|data_out [8] & (\datapath|IR|data_out [10] & 
// ((!\control|Selector13~2_combout ))))

	.dataa(\datapath|IR|data_out [8]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|Selector13~1_combout ),
	.datad(\control|Selector13~2_combout ),
	.cin(gnd),
	.combout(\control|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector14~2 .lut_mask = 16'h0ACE;
defparam \control|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector14~3 (
// Equation(s):
// \control|Selector14~3_combout  = (\control|Selector14~2_combout ) # ((!\control|WideOr9~0_combout  & ((\datapath|IR|data_out [10]) # (!\datapath|IR|data_out [9]))))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|Selector14~2_combout ),
	.datad(\control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\control|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector14~3 .lut_mask = 16'hF0FD;
defparam \control|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[1] (
// Equation(s):
// \control|sel_5e2 [1] = (\control|Selector30~0_combout  & (\control|Selector14~3_combout )) # (!\control|Selector30~0_combout  & ((\control|sel_5e2 [1])))

	.dataa(vcc),
	.datab(\control|Selector14~3_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\control|Selector30~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[1] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~2 (
// Equation(s):
// \datapath|mux5E2|Mux2~2_combout  = (\control|sel_5e2 [2]) # ((\control|sel_5e2 [0] & \control|sel_5e2 [1]))

	.dataa(\control|sel_5e2 [2]),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~2 .lut_mask = 16'hEAEA;
defparam \datapath|mux5E2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~2 (
// Equation(s):
// \datapath|mux5E2|Mux0~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux0~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux0~1_combout )))))

	.dataa(\datapath|mux5|Mux0~1_combout ),
	.datab(\datapath|mux5E2|Mux0~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~3 (
// Equation(s):
// \datapath|mux5E2|Mux0~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux0~2_combout  & ((\datapath|R2|data_out [7]))) # (!\datapath|mux5E2|Mux0~2_combout  & (\datapath|R3|data_out [7])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux0~2_combout ))))

	.dataa(\datapath|R3|data_out [7]),
	.datab(\datapath|R2|data_out [7]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~3 (
// Equation(s):
// \datapath|mux5E2|Mux2~3_combout  = (\control|sel_5e2 [0] & (\control|sel_5e2 [2] & !\control|sel_5e2 [1]))

	.dataa(\control|sel_5e2 [0]),
	.datab(\control|sel_5e2 [2]),
	.datac(vcc),
	.datad(\control|sel_5e2 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~3 .lut_mask = 16'h0088;
defparam \datapath|mux5E2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~4 (
// Equation(s):
// \datapath|mux5E2|Mux0~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [7])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux0~3_combout )))

	.dataa(\control|mem_adr [7]),
	.datab(\datapath|mux5E2|Mux0~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr2~1 (
// Equation(s):
// \control|WideOr2~1_combout  = (\control|pstate.reset~regout  & !\control|pstate.fetch~regout )

	.dataa(\control|pstate.reset~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|pstate.fetch~regout ),
	.cin(gnd),
	.combout(\control|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2~1 .lut_mask = 16'h00AA;
defparam \control|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [6]));

cycloneii_lcell_comb \control|Selector26~0 (
// Equation(s):
// \control|Selector26~0_combout  = (!\control|pstate.exe_shl~regout  & !\control|pstate.exe_shr~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|pstate.exe_shl~regout ),
	.datad(\control|pstate.exe_shr~regout ),
	.cin(gnd),
	.combout(\control|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector26~0 .lut_mask = 16'h000F;
defparam \control|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector7~0 (
// Equation(s):
// \control|Selector7~0_combout  = (\control|Selector26~0_combout  & (\datapath|IR|data_out [1] & (\control|WideOr2~1_combout ))) # (!\control|Selector26~0_combout  & (((\datapath|IR|data_out [6]))))

	.dataa(\datapath|IR|data_out [1]),
	.datab(\control|WideOr2~1_combout ),
	.datac(\datapath|IR|data_out [6]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector7~0 .lut_mask = 16'h88F0;
defparam \control|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector36~0 (
// Equation(s):
// \control|Selector36~0_combout  = (\control|WideOr9~3_combout  & ((\datapath|IR|data_out [0] & ((!\control|pstate.exe_cmp~regout ))) # (!\datapath|IR|data_out [0] & (!\control|pstate.exe_pinin~regout ))))

	.dataa(\control|WideOr9~3_combout ),
	.datab(\datapath|IR|data_out [0]),
	.datac(\control|pstate.exe_pinin~regout ),
	.datad(\control|pstate.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector36~0 .lut_mask = 16'h028A;
defparam \control|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[0] (
// Equation(s):
// \control|mem_adr [0] = (\control|Selector36~0_combout  & (\control|Selector7~0_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [0])))

	.dataa(vcc),
	.datab(\control|Selector7~0_combout ),
	.datac(\control|mem_adr [0]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [0]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[0] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [7]));

cycloneii_lcell_comb \control|Selector28~0 (
// Equation(s):
// \control|Selector28~0_combout  = (\control|Selector26~0_combout  & (\datapath|IR|data_out [2] & (\control|WideOr2~1_combout ))) # (!\control|Selector26~0_combout  & (((\datapath|IR|data_out [7]))))

	.dataa(\datapath|IR|data_out [2]),
	.datab(\control|WideOr2~1_combout ),
	.datac(\datapath|IR|data_out [7]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector28~0 .lut_mask = 16'h88F0;
defparam \control|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[1] (
// Equation(s):
// \control|mem_adr [1] = (\control|Selector36~0_combout  & (\control|Selector28~0_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [1])))

	.dataa(vcc),
	.datab(\control|Selector28~0_combout ),
	.datac(\control|mem_adr [1]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [1]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[1] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[8] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [8]));

cycloneii_lcell_comb \control|Selector35~0 (
// Equation(s):
// \control|Selector35~0_combout  = (\control|Selector26~0_combout  & (\datapath|IR|data_out [3] & (\control|WideOr2~1_combout ))) # (!\control|Selector26~0_combout  & (((\datapath|IR|data_out [8]))))

	.dataa(\datapath|IR|data_out [3]),
	.datab(\control|WideOr2~1_combout ),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector35~0 .lut_mask = 16'h88F0;
defparam \control|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[2] (
// Equation(s):
// \control|mem_adr [2] = (\control|Selector36~0_combout  & (\control|Selector35~0_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [2])))

	.dataa(vcc),
	.datab(\control|Selector35~0_combout ),
	.datac(\control|mem_adr [2]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [2]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[2] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [4]));

cycloneii_lcell_comb \control|Selector37~4 (
// Equation(s):
// \control|Selector37~4_combout  = (\control|pstate.reset~regout  & (!\control|pstate.fetch~regout  & (\datapath|IR|data_out [4] & \control|Selector26~0_combout )))

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\datapath|IR|data_out [4]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector37~4 .lut_mask = 16'h2000;
defparam \control|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[3] (
// Equation(s):
// \control|mem_adr [3] = (\control|Selector36~0_combout  & (\control|Selector37~4_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [3])))

	.dataa(vcc),
	.datab(\control|Selector37~4_combout ),
	.datac(\control|mem_adr [3]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [3]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[3] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [5]));

cycloneii_lcell_comb \control|Selector38~4 (
// Equation(s):
// \control|Selector38~4_combout  = (\control|pstate.reset~regout  & (!\control|pstate.fetch~regout  & (\datapath|IR|data_out [5] & \control|Selector26~0_combout )))

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\datapath|IR|data_out [5]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector38~4 .lut_mask = 16'h2000;
defparam \control|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[4] (
// Equation(s):
// \control|mem_adr [4] = (\control|Selector36~0_combout  & (\control|Selector38~4_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [4])))

	.dataa(vcc),
	.datab(\control|Selector38~4_combout ),
	.datac(\control|mem_adr [4]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [4]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[4] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector39~4 (
// Equation(s):
// \control|Selector39~4_combout  = (\control|pstate.reset~regout  & (!\control|pstate.fetch~regout  & (\datapath|IR|data_out [6] & \control|Selector26~0_combout )))

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\datapath|IR|data_out [6]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector39~4 .lut_mask = 16'h2000;
defparam \control|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[5] (
// Equation(s):
// \control|mem_adr [5] = (\control|Selector36~0_combout  & (\control|Selector39~4_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [5])))

	.dataa(vcc),
	.datab(\control|Selector39~4_combout ),
	.datac(\control|mem_adr [5]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [5]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[5] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector40~4 (
// Equation(s):
// \control|Selector40~4_combout  = (\control|pstate.reset~regout  & (!\control|pstate.fetch~regout  & (\datapath|IR|data_out [7] & \control|Selector26~0_combout )))

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\datapath|IR|data_out [7]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector40~4 .lut_mask = 16'h2000;
defparam \control|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[6] (
// Equation(s):
// \control|mem_adr [6] = (\control|Selector36~0_combout  & (\control|Selector40~4_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [6])))

	.dataa(vcc),
	.datab(\control|Selector40~4_combout ),
	.datac(\control|mem_adr [6]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [6]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[6] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector41~4 (
// Equation(s):
// \control|Selector41~4_combout  = (\control|pstate.reset~regout  & (!\control|pstate.fetch~regout  & (\datapath|IR|data_out [8] & \control|Selector26~0_combout )))

	.dataa(\control|pstate.reset~regout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|Selector26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~4 .lut_mask = 16'h2000;
defparam \control|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[7] (
// Equation(s):
// \control|mem_adr [7] = (\control|Selector36~0_combout  & (\control|Selector41~4_combout )) # (!\control|Selector36~0_combout  & ((\control|mem_adr [7])))

	.dataa(vcc),
	.datab(\control|Selector41~4_combout ),
	.datac(\control|mem_adr [7]),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [7]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[7] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux0~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux0~0 (
// Equation(s):
// \datapath|mux5|Mux0~0_combout  = (\control|sel_mux5 [0] & (((\control|sel_mux5 [1])))) # (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|RIN|data_out [7])) # (!\control|sel_mux5 [1] & ((\datapath|mem|altsyncram_component|auto_generated|q_a 
// [7])))))

	.dataa(\control|sel_mux5 [0]),
	.datab(\datapath|RIN|data_out [7]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal0~6 (
// Equation(s):
// \control|Equal0~6_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (\datapath|IR|data_out [15] & \datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~6 .lut_mask = 16'h4000;
defparam \control|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_or~0 (
// Equation(s):
// \control|state.exe_or~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~6_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_or~0 .lut_mask = 16'h8080;
defparam \control|state.exe_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_or (
	.clk(\clk~combout ),
	.datain(\control|state.exe_or~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_or~regout ));

cycloneii_lcell_comb \control|Selector20~0 (
// Equation(s):
// \control|Selector20~0_combout  = (\control|pstate.exe_ior~regout ) # ((\control|pstate.exe_inot~regout ) # ((\control|pstate.exe_ixor~regout ) # (\control|pstate.exe_or~regout )))

	.dataa(\control|pstate.exe_ior~regout ),
	.datab(\control|pstate.exe_inot~regout ),
	.datac(\control|pstate.exe_ixor~regout ),
	.datad(\control|pstate.exe_or~regout ),
	.cin(gnd),
	.combout(\control|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector20~0 .lut_mask = 16'hFFFE;
defparam \control|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector20~1 (
// Equation(s):
// \control|Selector20~1_combout  = (\control|pstate.exe_xor~regout ) # ((\control|pstate.exe_not~regout ) # ((\control|pstate.exe_shl~regout ) # (\control|Selector20~0_combout )))

	.dataa(\control|pstate.exe_xor~regout ),
	.datab(\control|pstate.exe_not~regout ),
	.datac(\control|pstate.exe_shl~regout ),
	.datad(\control|Selector20~0_combout ),
	.cin(gnd),
	.combout(\control|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector20~1 .lut_mask = 16'hFFFE;
defparam \control|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector23~0 (
// Equation(s):
// \control|Selector23~0_combout  = (\control|Selector32~2_combout  & ((!\control|WideOr26~0_combout ) # (!\control|WideOr9~0_combout )))

	.dataa(\control|Selector32~2_combout ),
	.datab(vcc),
	.datac(\control|WideOr9~0_combout ),
	.datad(\control|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector23~0 .lut_mask = 16'h0AAA;
defparam \control|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|alu_sel[2] (
// Equation(s):
// \control|alu_sel [2] = (\control|Selector23~0_combout  & (\control|Selector20~1_combout )) # (!\control|Selector23~0_combout  & ((\control|alu_sel [2])))

	.dataa(vcc),
	.datab(\control|Selector20~1_combout ),
	.datac(\control|alu_sel [2]),
	.datad(\control|Selector23~0_combout ),
	.cin(gnd),
	.combout(\control|alu_sel [2]),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[2] .lut_mask = 16'hCCF0;
defparam \control|alu_sel[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~4 (
// Equation(s):
// \datapath|ula|Mux5~4_combout  = (\control|alu_sel [1]) # (!\control|alu_sel [2])

	.dataa(\control|alu_sel [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|alu_sel [2]),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~4 .lut_mask = 16'hAAFF;
defparam \datapath|ula|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_and~2 (
// Equation(s):
// \control|state.exe_and~2_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [11] & \control|Equal0~6_combout ))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_and~2 .lut_mask = 16'h2020;
defparam \control|state.exe_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_and (
	.clk(\clk~combout ),
	.datain(\control|state.exe_and~2_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_and~regout ));

cycloneii_lcell_comb \control|state.exe_xor~0 (
// Equation(s):
// \control|state.exe_xor~0_combout  = (\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \control|Equal0~7_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|pstate.decode~regout ),
	.datac(\control|Equal0~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_xor~0 .lut_mask = 16'h8080;
defparam \control|state.exe_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_xor (
	.clk(\clk~combout ),
	.datain(\control|state.exe_xor~0_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_xor~regout ));

cycloneii_lcell_comb \control|Selector21~0 (
// Equation(s):
// \control|Selector21~0_combout  = (\control|pstate.exe_iand~regout ) # ((\control|pstate.exe_ixor~regout ) # ((\control|pstate.exe_and~regout ) # (\control|pstate.exe_xor~regout )))

	.dataa(\control|pstate.exe_iand~regout ),
	.datab(\control|pstate.exe_ixor~regout ),
	.datac(\control|pstate.exe_and~regout ),
	.datad(\control|pstate.exe_xor~regout ),
	.cin(gnd),
	.combout(\control|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector21~0 .lut_mask = 16'hFFFE;
defparam \control|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector21~1 (
// Equation(s):
// \control|Selector21~1_combout  = (\control|pstate.exe_shl~regout ) # (\control|Selector21~0_combout )

	.dataa(\control|pstate.exe_shl~regout ),
	.datab(\control|Selector21~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector21~1 .lut_mask = 16'hEEEE;
defparam \control|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|alu_sel[1] (
// Equation(s):
// \control|alu_sel [1] = (\control|Selector23~0_combout  & (\control|Selector21~1_combout )) # (!\control|Selector23~0_combout  & ((\control|alu_sel [1])))

	.dataa(vcc),
	.datab(\control|Selector21~1_combout ),
	.datac(\control|alu_sel [1]),
	.datad(\control|Selector23~0_combout ),
	.cin(gnd),
	.combout(\control|alu_sel [1]),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[1] .lut_mask = 16'hCCF0;
defparam \control|alu_sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector26~2 (
// Equation(s):
// \control|Selector26~2_combout  = (!\control|pstate.exe_ior~regout  & (!\control|pstate.exe_addi~regout  & (!\control|pstate.exe_shl~regout  & !\control|pstate.exe_shr~regout )))

	.dataa(\control|pstate.exe_ior~regout ),
	.datab(\control|pstate.exe_addi~regout ),
	.datac(\control|pstate.exe_shl~regout ),
	.datad(\control|pstate.exe_shr~regout ),
	.cin(gnd),
	.combout(\control|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector26~2 .lut_mask = 16'h0001;
defparam \control|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector26~3 (
// Equation(s):
// \control|Selector26~3_combout  = (\control|Selector26~1_combout  & (\control|Selector26~2_combout  & ((!\control|WideOr26~0_combout ) # (!\control|WideOr9~0_combout ))))

	.dataa(\control|Selector26~1_combout ),
	.datab(\control|Selector26~2_combout ),
	.datac(\control|WideOr9~0_combout ),
	.datad(\control|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector26~3 .lut_mask = 16'h0888;
defparam \control|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|alu_sel[0] (
// Equation(s):
// \control|alu_sel [0] = (\control|Selector23~0_combout  & (\control|Selector26~3_combout )) # (!\control|Selector23~0_combout  & ((\control|alu_sel [0])))

	.dataa(vcc),
	.datab(\control|Selector26~3_combout ),
	.datac(\control|alu_sel [0]),
	.datad(\control|Selector23~0_combout ),
	.cin(gnd),
	.combout(\control|alu_sel [0]),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[0] .lut_mask = 16'hCCF0;
defparam \control|alu_sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~3 (
// Equation(s):
// \datapath|ula|Mux5~3_combout  = (\control|alu_sel [2] & ((\control|alu_sel [1]) # (\control|alu_sel [0])))

	.dataa(\control|alu_sel [2]),
	.datab(\control|alu_sel [1]),
	.datac(\control|alu_sel [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~3 .lut_mask = 16'hA8A8;
defparam \datapath|ula|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7~0 (
// Equation(s):
// \datapath|ula|Mux7~0_combout  = (\datapath|ula|Mux5~3_combout  & (((\datapath|ula|Mux5~4_combout ) # (!\datapath|mux5E2|Mux0~4_combout )))) # (!\datapath|ula|Mux5~3_combout  & (!\datapath|ula|Mux5~4_combout  & ((\datapath|mux5E1|Mux0~combout ) # 
// (\datapath|mux5E2|Mux0~4_combout ))))

	.dataa(\datapath|mux5E1|Mux0~combout ),
	.datab(\datapath|ula|Mux5~3_combout ),
	.datac(\datapath|mux5E2|Mux0~4_combout ),
	.datad(\datapath|ula|Mux5~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7~0 .lut_mask = 16'hCC3E;
defparam \datapath|ula|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \pinin[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[5]));
// synopsys translate_off
defparam \pinin[5]~I .input_async_reset = "none";
defparam \pinin[5]~I .input_power_up = "low";
defparam \pinin[5]~I .input_register_mode = "none";
defparam \pinin[5]~I .input_sync_reset = "none";
defparam \pinin[5]~I .oe_async_reset = "none";
defparam \pinin[5]~I .oe_power_up = "low";
defparam \pinin[5]~I .oe_register_mode = "none";
defparam \pinin[5]~I .oe_sync_reset = "none";
defparam \pinin[5]~I .operation_mode = "input";
defparam \pinin[5]~I .output_async_reset = "none";
defparam \pinin[5]~I .output_power_up = "low";
defparam \pinin[5]~I .output_register_mode = "none";
defparam \pinin[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \datapath|RIN|data_out[5] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [5]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [5]));

cycloneii_lcell_comb \datapath|mux5E2|Mux2~4 (
// Equation(s):
// \datapath|mux5E2|Mux2~4_combout  = (\datapath|R1|data_out [5] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [5]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~4 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~5 (
// Equation(s):
// \datapath|mux5E2|Mux2~5_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux2~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux2~4_combout )))))

	.dataa(\datapath|mux5|Mux2~1_combout ),
	.datab(\datapath|mux5E2|Mux2~4_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~5 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~6 (
// Equation(s):
// \datapath|mux5E2|Mux2~6_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux2~5_combout  & ((\datapath|R2|data_out [5]))) # (!\datapath|mux5E2|Mux2~5_combout  & (\datapath|R3|data_out [5])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux2~5_combout ))))

	.dataa(\datapath|R3|data_out [5]),
	.datab(\datapath|R2|data_out [5]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux2~5_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~6 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~7 (
// Equation(s):
// \datapath|mux5E2|Mux2~7_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [5])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux2~6_combout )))

	.dataa(\control|mem_adr [5]),
	.datab(\datapath|mux5E2|Mux2~6_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~7 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux2~7_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux2~0 (
// Equation(s):
// \datapath|mux5|Mux2~0_combout  = (\control|sel_mux5 [0] & (((\control|sel_mux5 [1])))) # (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|RIN|data_out [5])) # (!\control|sel_mux5 [1] & ((\datapath|mem|altsyncram_component|auto_generated|q_a 
// [5])))))

	.dataa(\control|sel_mux5 [0]),
	.datab(\datapath|RIN|data_out [5]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~9 (
// Equation(s):
// \datapath|ula|Mux5~9_combout  = (\datapath|ula|Mux5~3_combout  & (((\datapath|ula|Mux5~4_combout ) # (!\datapath|mux5E2|Mux2~7_combout )))) # (!\datapath|ula|Mux5~3_combout  & (!\datapath|ula|Mux5~4_combout  & ((\datapath|mux5E1|Mux2~combout ) # 
// (\datapath|mux5E2|Mux2~7_combout ))))

	.dataa(\datapath|mux5E1|Mux2~combout ),
	.datab(\datapath|ula|Mux5~3_combout ),
	.datac(\datapath|mux5E2|Mux2~7_combout ),
	.datad(\datapath|ula|Mux5~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~9 .lut_mask = 16'hCC3E;
defparam \datapath|ula|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \pinin[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[3]));
// synopsys translate_off
defparam \pinin[3]~I .input_async_reset = "none";
defparam \pinin[3]~I .input_power_up = "low";
defparam \pinin[3]~I .input_register_mode = "none";
defparam \pinin[3]~I .input_sync_reset = "none";
defparam \pinin[3]~I .oe_async_reset = "none";
defparam \pinin[3]~I .oe_power_up = "low";
defparam \pinin[3]~I .oe_register_mode = "none";
defparam \pinin[3]~I .oe_sync_reset = "none";
defparam \pinin[3]~I .operation_mode = "input";
defparam \pinin[3]~I .output_async_reset = "none";
defparam \pinin[3]~I .output_power_up = "low";
defparam \pinin[3]~I .output_register_mode = "none";
defparam \pinin[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \datapath|RIN|data_out[3] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [3]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [3]));

cycloneii_lcell_comb \datapath|mux5E2|Mux4~1 (
// Equation(s):
// \datapath|mux5E2|Mux4~1_combout  = (\datapath|R1|data_out [3] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [3]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux4~2 (
// Equation(s):
// \datapath|mux5E2|Mux4~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux4~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux4~1_combout )))))

	.dataa(\datapath|mux5|Mux4~1_combout ),
	.datab(\datapath|mux5E2|Mux4~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux4~3 (
// Equation(s):
// \datapath|mux5E2|Mux4~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux4~2_combout  & ((\datapath|R2|data_out [3]))) # (!\datapath|mux5E2|Mux4~2_combout  & (\datapath|R3|data_out [3])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux4~2_combout ))))

	.dataa(\datapath|R3|data_out [3]),
	.datab(\datapath|R2|data_out [3]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux4~4 (
// Equation(s):
// \datapath|mux5E2|Mux4~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [3])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux4~3_combout )))

	.dataa(\control|mem_adr [3]),
	.datab(\datapath|mux5E2|Mux4~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux4~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux4~0 (
// Equation(s):
// \datapath|mux5|Mux4~0_combout  = (\control|sel_mux5 [0] & (((\control|sel_mux5 [1])))) # (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|RIN|data_out [3])) # (!\control|sel_mux5 [1] & ((\datapath|mem|altsyncram_component|auto_generated|q_a 
// [3])))))

	.dataa(\control|sel_mux5 [0]),
	.datab(\datapath|RIN|data_out [3]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr3 (
// Equation(s):
// \control|WideOr3~combout  = (\control|Selector0~0_combout  & (!\control|pstate.exe_cmp~regout  & (!\control|pstate.exe_pinout~regout  & !\control|pstate.exe_st~regout )))

	.dataa(\control|Selector0~0_combout ),
	.datab(\control|pstate.exe_cmp~regout ),
	.datac(\control|pstate.exe_pinout~regout ),
	.datad(\control|pstate.exe_st~regout ),
	.cin(gnd),
	.combout(\control|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3 .lut_mask = 16'h0002;
defparam \control|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~0 (
// Equation(s):
// \control|Selector48~0_combout  = (!\control|pstate.exe_not~regout  & (!\control|pstate.exe_shl~regout  & (!\control|pstate.exe_shr~regout  & !\control|pstate.exe_mov~regout )))

	.dataa(\control|pstate.exe_not~regout ),
	.datab(\control|pstate.exe_shl~regout ),
	.datac(\control|pstate.exe_shr~regout ),
	.datad(\control|pstate.exe_mov~regout ),
	.cin(gnd),
	.combout(\control|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~0 .lut_mask = 16'h0001;
defparam \control|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~1 (
// Equation(s):
// \control|Selector48~1_combout  = (\control|WideOr2~0_combout  & (\control|WideOr3~combout  & (\control|Selector48~0_combout  & !\control|pstate.exe_pinin~regout )))

	.dataa(\control|WideOr2~0_combout ),
	.datab(\control|WideOr3~combout ),
	.datac(\control|Selector48~0_combout ),
	.datad(\control|pstate.exe_pinin~regout ),
	.cin(gnd),
	.combout(\control|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~1 .lut_mask = 16'h0080;
defparam \control|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector13~0 (
// Equation(s):
// \control|Selector13~0_combout  = (!\control|pstate.exe_add~regout  & (!\control|pstate.exe_or~regout  & (!\control|pstate.exe_and~regout  & !\control|pstate.exe_xor~regout )))

	.dataa(\control|pstate.exe_add~regout ),
	.datab(\control|pstate.exe_or~regout ),
	.datac(\control|pstate.exe_and~regout ),
	.datad(\control|pstate.exe_xor~regout ),
	.cin(gnd),
	.combout(\control|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector13~0 .lut_mask = 16'h0001;
defparam \control|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector48~2 (
// Equation(s):
// \control|Selector48~2_combout  = (\control|pstate.exe_pinin~regout ) # ((\control|Selector48~1_combout  & ((\control|pstate.exe_sub~regout ) # (!\control|Selector13~0_combout ))))

	.dataa(\control|pstate.exe_pinin~regout ),
	.datab(\control|Selector48~1_combout ),
	.datac(\control|pstate.exe_sub~regout ),
	.datad(\control|Selector13~0_combout ),
	.cin(gnd),
	.combout(\control|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector48~2 .lut_mask = 16'hEAEE;
defparam \control|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[9] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [9]));

cycloneii_lcell_comb \control|Equal36~1 (
// Equation(s):
// \control|Equal36~1_combout  = (\datapath|IR|data_out [10] & !\datapath|IR|data_out [9])

	.dataa(\datapath|IR|data_out [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|Equal36~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal36~1 .lut_mask = 16'h00AA;
defparam \control|Equal36~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector49~0 (
// Equation(s):
// \control|Selector49~0_combout  = (\control|WideOr3~combout  & (((\datapath|IR|data_out [8] & !\datapath|IR|data_out [7])) # (!\control|WideOr2~0_combout )))

	.dataa(\control|WideOr3~combout ),
	.datab(\datapath|IR|data_out [8]),
	.datac(\datapath|IR|data_out [7]),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector49~0 .lut_mask = 16'h08AA;
defparam \control|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector49~1 (
// Equation(s):
// \control|Selector49~1_combout  = (\control|Selector48~2_combout  & (((\control|Selector48~1_combout )))) # (!\control|Selector48~2_combout  & ((\control|Selector48~1_combout  & (\control|Equal36~1_combout )) # (!\control|Selector48~1_combout  & 
// ((\control|Selector49~0_combout )))))

	.dataa(\control|Selector48~2_combout ),
	.datab(\control|Equal36~1_combout ),
	.datac(\control|Selector48~1_combout ),
	.datad(\control|Selector49~0_combout ),
	.cin(gnd),
	.combout(\control|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector49~1 .lut_mask = 16'hE5E0;
defparam \control|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal40~1 (
// Equation(s):
// \control|Equal40~1_combout  = (\datapath|IR|data_out [6] & !\datapath|IR|data_out [5])

	.dataa(\datapath|IR|data_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [5]),
	.cin(gnd),
	.combout(\control|Equal40~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal40~1 .lut_mask = 16'h00AA;
defparam \control|Equal40~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector49~2 (
// Equation(s):
// \control|Selector49~2_combout  = (\control|Selector48~2_combout  & ((\control|Selector49~1_combout  & ((\control|Equal40~1_combout ))) # (!\control|Selector49~1_combout  & (\control|R2_ld~0_combout )))) # (!\control|Selector48~2_combout  & 
// (((\control|Selector49~1_combout ))))

	.dataa(\control|R2_ld~0_combout ),
	.datab(\control|Selector48~2_combout ),
	.datac(\control|Selector49~1_combout ),
	.datad(\control|Equal40~1_combout ),
	.cin(gnd),
	.combout(\control|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector49~2 .lut_mask = 16'hF838;
defparam \control|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R2_ld (
// Equation(s):
// \control|R2_ld~combout  = (\control|Selector49~2_combout  & (\control|WideOr2~0_combout )) # (!\control|Selector49~2_combout  & ((\control|R2_ld~combout )))

	.dataa(vcc),
	.datab(\control|WideOr2~0_combout ),
	.datac(\control|R2_ld~combout ),
	.datad(\control|Selector49~2_combout ),
	.cin(gnd),
	.combout(\control|R2_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|R2_ld .lut_mask = 16'hCCF0;
defparam \control|R2_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [0]));

cycloneii_lcell_comb \datapath|mux5E2|Mux7~1 (
// Equation(s):
// \datapath|mux5E2|Mux7~1_combout  = (\datapath|R1|data_out [0] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [0]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux7~2 (
// Equation(s):
// \datapath|mux5E2|Mux7~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux7~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux7~1_combout )))))

	.dataa(\datapath|mux5|Mux7~1_combout ),
	.datab(\datapath|mux5E2|Mux7~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux7~3 (
// Equation(s):
// \datapath|mux5E2|Mux7~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux7~2_combout  & ((\datapath|R2|data_out [0]))) # (!\datapath|mux5E2|Mux7~2_combout  & (\datapath|R3|data_out [0])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux7~2_combout ))))

	.dataa(\datapath|R3|data_out [0]),
	.datab(\datapath|R2|data_out [0]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux7~4 (
// Equation(s):
// \datapath|mux5E2|Mux7~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [0])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux7~3_combout )))

	.dataa(\control|mem_adr [0]),
	.datab(\datapath|mux5E2|Mux7~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~6 (
// Equation(s):
// \datapath|ula|ShiftRight0~6_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux3~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux4~combout )))

	.dataa(\datapath|mux5E1|Mux3~combout ),
	.datab(\datapath|mux5E1|Mux4~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux3~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux3~0 (
// Equation(s):
// \datapath|mux5|Mux3~0_combout  = (\control|sel_mux5 [1] & (((\control|sel_mux5 [0])))) # (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mux5E2|Mux3~4_combout )) # (!\control|sel_mux5 [0] & 
// ((\datapath|mem|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\control|sel_mux5 [1]),
	.datab(\datapath|mux5E2|Mux3~4_combout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = (\datapath|IR|data_out [0] & \control|pstate.exe_pinout~regout )

	.dataa(\datapath|IR|data_out [0]),
	.datab(\control|pstate.exe_pinout~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector16~0 .lut_mask = 16'h8888;
defparam \control|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector0~2 (
// Equation(s):
// \control|Selector0~2_combout  = (!\control|pstate.exe_pinin~regout  & (!\control|pstate.exe_st~regout  & !\control|pstate.exe_ld~regout ))

	.dataa(vcc),
	.datab(\control|pstate.exe_pinin~regout ),
	.datac(\control|pstate.exe_st~regout ),
	.datad(\control|pstate.exe_ld~regout ),
	.cin(gnd),
	.combout(\control|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~2 .lut_mask = 16'h0003;
defparam \control|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector0~3 (
// Equation(s):
// \control|Selector0~3_combout  = (\control|Selector0~1_combout  & (\control|Selector0~2_combout  & (!\control|pstate.exe_not~regout  & !\control|pstate.exe_mov~regout )))

	.dataa(\control|Selector0~1_combout ),
	.datab(\control|Selector0~2_combout ),
	.datac(\control|pstate.exe_not~regout ),
	.datad(\control|pstate.exe_mov~regout ),
	.cin(gnd),
	.combout(\control|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~3 .lut_mask = 16'h0008;
defparam \control|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e1[2] (
// Equation(s):
// \control|sel_5e1 [2] = (\control|Selector0~3_combout  & (\control|Selector16~0_combout )) # (!\control|Selector0~3_combout  & ((\control|sel_5e1 [2])))

	.dataa(vcc),
	.datab(\control|Selector16~0_combout ),
	.datac(\control|sel_5e1 [2]),
	.datad(\control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [2]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[2] .lut_mask = 16'hCCF0;
defparam \control|sel_5e1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~0 (
// Equation(s):
// \datapath|mux5E1|Mux1~0_combout  = (\control|sel_5e1 [1] & !\control|sel_5e1 [2])

	.dataa(\control|sel_5e1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|sel_5e1 [2]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~0 .lut_mask = 16'h00AA;
defparam \datapath|mux5E1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector17~2 (
// Equation(s):
// \control|Selector17~2_combout  = (\control|pstate.exe_cmp~regout ) # ((\control|pstate.exe_sub~regout ) # ((!\control|Selector32~3_combout ) # (!\control|Selector26~0_combout )))

	.dataa(\control|pstate.exe_cmp~regout ),
	.datab(\control|pstate.exe_sub~regout ),
	.datac(\control|Selector26~0_combout ),
	.datad(\control|Selector32~3_combout ),
	.cin(gnd),
	.combout(\control|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector17~2 .lut_mask = 16'hEFFF;
defparam \control|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector18~2 (
// Equation(s):
// \control|Selector18~2_combout  = (\datapath|IR|data_out [9] & ((\control|Selector17~2_combout ) # ((\datapath|IR|data_out [7] & !\control|Selector13~0_combout )))) # (!\datapath|IR|data_out [9] & (((\datapath|IR|data_out [7] & 
// !\control|Selector13~0_combout ))))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\control|Selector17~2_combout ),
	.datac(\datapath|IR|data_out [7]),
	.datad(\control|Selector13~0_combout ),
	.cin(gnd),
	.combout(\control|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector18~2 .lut_mask = 16'h88F8;
defparam \control|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector17~4 (
// Equation(s):
// \control|Selector17~4_combout  = (\control|pstate.exe_subi~regout ) # ((\control|pstate.exe_addi~regout ) # (!\control|WideOr9~0_combout ))

	.dataa(\control|pstate.exe_subi~regout ),
	.datab(\control|pstate.exe_addi~regout ),
	.datac(vcc),
	.datad(\control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\control|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector17~4 .lut_mask = 16'hEEFF;
defparam \control|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector18~3 (
// Equation(s):
// \control|Selector18~3_combout  = (\control|Selector18~2_combout ) # ((\control|Selector17~4_combout  & ((\datapath|IR|data_out [9]) # (!\datapath|IR|data_out [10]))))

	.dataa(\datapath|IR|data_out [10]),
	.datab(\datapath|IR|data_out [9]),
	.datac(\control|Selector18~2_combout ),
	.datad(\control|Selector17~4_combout ),
	.cin(gnd),
	.combout(\control|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector18~3 .lut_mask = 16'hFDF0;
defparam \control|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e1[0] (
// Equation(s):
// \control|sel_5e1 [0] = (\control|Selector0~3_combout  & (\control|Selector18~3_combout )) # (!\control|Selector0~3_combout  & ((\control|sel_5e1 [0])))

	.dataa(vcc),
	.datab(\control|Selector18~3_combout ),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[0] .lut_mask = 16'hCCF0;
defparam \control|sel_5e1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux3~0 (
// Equation(s):
// \datapath|mux5E1|Mux3~0_combout  = (\datapath|R1|data_out [4] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [4]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector17~3 (
// Equation(s):
// \control|Selector17~3_combout  = (\datapath|IR|data_out [10] & ((\control|Selector17~2_combout ) # ((\datapath|IR|data_out [8] & !\control|Selector13~0_combout )))) # (!\datapath|IR|data_out [10] & (((\datapath|IR|data_out [8] & 
// !\control|Selector13~0_combout ))))

	.dataa(\datapath|IR|data_out [10]),
	.datab(\control|Selector17~2_combout ),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|Selector13~0_combout ),
	.cin(gnd),
	.combout(\control|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector17~3 .lut_mask = 16'h88F8;
defparam \control|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector17~5 (
// Equation(s):
// \control|Selector17~5_combout  = (\control|Selector17~3_combout ) # ((\control|Selector17~4_combout  & ((\datapath|IR|data_out [10]) # (!\datapath|IR|data_out [9]))))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|Selector17~3_combout ),
	.datad(\control|Selector17~4_combout ),
	.cin(gnd),
	.combout(\control|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector17~5 .lut_mask = 16'hFDF0;
defparam \control|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e1[1] (
// Equation(s):
// \control|sel_5e1 [1] = (\control|Selector0~3_combout  & (\control|Selector17~5_combout )) # (!\control|Selector0~3_combout  & ((\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\control|Selector17~5_combout ),
	.datac(\control|sel_5e1 [1]),
	.datad(\control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[1] .lut_mask = 16'hCCF0;
defparam \control|sel_5e1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~1 (
// Equation(s):
// \datapath|mux5E1|Mux1~1_combout  = (!\control|sel_5e1 [1] & ((!\control|sel_5e1 [0]) # (!\control|sel_5e1 [2])))

	.dataa(vcc),
	.datab(\control|sel_5e1 [2]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~1 .lut_mask = 16'h003F;
defparam \datapath|mux5E1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~2 (
// Equation(s):
// \datapath|mux5E1|Mux1~2_combout  = (\control|sel_5e1 [2]) # ((\control|sel_5e1 [1] & \control|sel_5e1 [0]))

	.dataa(\control|sel_5e1 [2]),
	.datab(\control|sel_5e1 [1]),
	.datac(\control|sel_5e1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~2 .lut_mask = 16'hEAEA;
defparam \datapath|mux5E1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux3~1 (
// Equation(s):
// \datapath|mux5E1|Mux3~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux3~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux3~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux3~1_combout ),
	.datab(\datapath|mux5E1|Mux3~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux3 (
// Equation(s):
// \datapath|mux5E1|Mux3~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux3~1_combout  & ((\datapath|R2|data_out [4]))) # (!\datapath|mux5E1|Mux3~1_combout  & (\datapath|R3|data_out [4])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux3~1_combout ))))

	.dataa(\datapath|R3|data_out [4]),
	.datab(\datapath|R2|data_out [4]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~1 (
// Equation(s):
// \datapath|mux5E2|Mux5~1_combout  = (\datapath|R1|data_out [2] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [2]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~2 (
// Equation(s):
// \datapath|mux5E2|Mux5~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux5~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux5~1_combout )))))

	.dataa(\datapath|mux5|Mux5~1_combout ),
	.datab(\datapath|mux5E2|Mux5~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~3 (
// Equation(s):
// \datapath|mux5E2|Mux5~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux5~2_combout  & ((\datapath|R2|data_out [2]))) # (!\datapath|mux5E2|Mux5~2_combout  & (\datapath|R3|data_out [2])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux5~2_combout ))))

	.dataa(\datapath|R3|data_out [2]),
	.datab(\datapath|R2|data_out [2]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~4 (
// Equation(s):
// \datapath|mux5E2|Mux5~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [2])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux5~3_combout )))

	.dataa(\control|mem_adr [2]),
	.datab(\datapath|mux5E2|Mux5~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux5~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux5~0 (
// Equation(s):
// \datapath|mux5|Mux5~0_combout  = (\control|sel_mux5 [1] & (((\control|sel_mux5 [0])))) # (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mux5E2|Mux5~4_combout )) # (!\control|sel_mux5 [0] & 
// ((\datapath|mem|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\control|sel_mux5 [1]),
	.datab(\datapath|mux5E2|Mux5~4_combout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~2 (
// Equation(s):
// \datapath|ula|ShiftRight0~2_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux4~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux5~combout )))

	.dataa(\datapath|mux5E1|Mux4~combout ),
	.datab(\datapath|mux5E1|Mux5~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~2 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \pinin[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pinin~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[1]));
// synopsys translate_off
defparam \pinin[1]~I .input_async_reset = "none";
defparam \pinin[1]~I .input_power_up = "low";
defparam \pinin[1]~I .input_register_mode = "none";
defparam \pinin[1]~I .input_sync_reset = "none";
defparam \pinin[1]~I .oe_async_reset = "none";
defparam \pinin[1]~I .oe_power_up = "low";
defparam \pinin[1]~I .oe_register_mode = "none";
defparam \pinin[1]~I .oe_sync_reset = "none";
defparam \pinin[1]~I .operation_mode = "input";
defparam \pinin[1]~I .output_async_reset = "none";
defparam \pinin[1]~I .output_power_up = "low";
defparam \pinin[1]~I .output_register_mode = "none";
defparam \pinin[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \datapath|RIN|data_out[1] (
	.clk(\clk~combout ),
	.datain(\pinin~combout [1]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rin_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|RIN|data_out [1]));

cycloneii_lcell_comb \datapath|mux5E2|Mux6~1 (
// Equation(s):
// \datapath|mux5E2|Mux6~1_combout  = (\datapath|R1|data_out [1] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [1]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux6~2 (
// Equation(s):
// \datapath|mux5E2|Mux6~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux6~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux6~1_combout )))))

	.dataa(\datapath|mux5|Mux6~1_combout ),
	.datab(\datapath|mux5E2|Mux6~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux6~3 (
// Equation(s):
// \datapath|mux5E2|Mux6~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux6~2_combout  & ((\datapath|R2|data_out [1]))) # (!\datapath|mux5E2|Mux6~2_combout  & (\datapath|R3|data_out [1])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux6~2_combout ))))

	.dataa(\datapath|R3|data_out [1]),
	.datab(\datapath|R2|data_out [1]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux6~4 (
// Equation(s):
// \datapath|mux5E2|Mux6~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [1])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux6~3_combout )))

	.dataa(\control|mem_adr [1]),
	.datab(\datapath|mux5E2|Mux6~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux6~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux6~0 (
// Equation(s):
// \datapath|mux5|Mux6~0_combout  = (\control|sel_mux5 [0] & (((\control|sel_mux5 [1])))) # (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|RIN|data_out [1])) # (!\control|sel_mux5 [1] & ((\datapath|mem|altsyncram_component|auto_generated|q_a 
// [1])))))

	.dataa(\control|sel_mux5 [0]),
	.datab(\datapath|RIN|data_out [1]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux7~0 (
// Equation(s):
// \datapath|mux5E1|Mux7~0_combout  = (\datapath|R1|data_out [0] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [0]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux7~1 (
// Equation(s):
// \datapath|mux5E1|Mux7~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux7~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux7~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux7~1_combout ),
	.datab(\datapath|mux5E1|Mux7~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux7 (
// Equation(s):
// \datapath|mux5E1|Mux7~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux7~1_combout  & ((\datapath|R2|data_out [0]))) # (!\datapath|mux5E1|Mux7~1_combout  & (\datapath|R3|data_out [0])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux7~1_combout ))))

	.dataa(\datapath|R3|data_out [0]),
	.datab(\datapath|R2|data_out [0]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~2 (
// Equation(s):
// \datapath|ula|Add0~2_cout  = CARRY(\control|alu_sel [0])

	.dataa(\control|alu_sel [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|ula|Add0~2_cout ));
// synopsys translate_off
defparam \datapath|ula|Add0~2 .lut_mask = 16'h00AA;
defparam \datapath|ula|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~3 (
// Equation(s):
// \datapath|ula|Add0~3_combout  = (\datapath|ula|Add0~0_combout  & ((\datapath|mux5E1|Mux7~combout  & (\datapath|ula|Add0~2_cout  & VCC)) # (!\datapath|mux5E1|Mux7~combout  & (!\datapath|ula|Add0~2_cout )))) # (!\datapath|ula|Add0~0_combout  & 
// ((\datapath|mux5E1|Mux7~combout  & (!\datapath|ula|Add0~2_cout )) # (!\datapath|mux5E1|Mux7~combout  & ((\datapath|ula|Add0~2_cout ) # (GND)))))
// \datapath|ula|Add0~4  = CARRY((\datapath|ula|Add0~0_combout  & (!\datapath|mux5E1|Mux7~combout  & !\datapath|ula|Add0~2_cout )) # (!\datapath|ula|Add0~0_combout  & ((!\datapath|ula|Add0~2_cout ) # (!\datapath|mux5E1|Mux7~combout ))))

	.dataa(\datapath|ula|Add0~0_combout ),
	.datab(\datapath|mux5E1|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~2_cout ),
	.combout(\datapath|ula|Add0~3_combout ),
	.cout(\datapath|ula|Add0~4 ));
// synopsys translate_off
defparam \datapath|ula|Add0~3 .lut_mask = 16'h9617;
defparam \datapath|ula|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~6 (
// Equation(s):
// \datapath|ula|Add0~6_combout  = ((\datapath|ula|Add0~5_combout  $ (\datapath|mux5E1|Mux6~combout  $ (!\datapath|ula|Add0~4 )))) # (GND)
// \datapath|ula|Add0~7  = CARRY((\datapath|ula|Add0~5_combout  & ((\datapath|mux5E1|Mux6~combout ) # (!\datapath|ula|Add0~4 ))) # (!\datapath|ula|Add0~5_combout  & (\datapath|mux5E1|Mux6~combout  & !\datapath|ula|Add0~4 )))

	.dataa(\datapath|ula|Add0~5_combout ),
	.datab(\datapath|mux5E1|Mux6~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~4 ),
	.combout(\datapath|ula|Add0~6_combout ),
	.cout(\datapath|ula|Add0~7 ));
// synopsys translate_off
defparam \datapath|ula|Add0~6 .lut_mask = 16'h698E;
defparam \datapath|ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|alu_sel[3] (
// Equation(s):
// \control|alu_sel [3] = (\control|Selector23~0_combout  & (\control|pstate.exe_shr~regout )) # (!\control|Selector23~0_combout  & ((\control|alu_sel [3])))

	.dataa(vcc),
	.datab(\control|pstate.exe_shr~regout ),
	.datac(\control|alu_sel [3]),
	.datad(\control|Selector23~0_combout ),
	.cin(gnd),
	.combout(\control|alu_sel [3]),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[3] .lut_mask = 16'hCCF0;
defparam \control|alu_sel[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~2 (
// Equation(s):
// \datapath|ula|Mux5~2_combout  = (\control|alu_sel [1] & (!\control|alu_sel [3] & !\control|alu_sel [2]))

	.dataa(\control|alu_sel [1]),
	.datab(vcc),
	.datac(\control|alu_sel [3]),
	.datad(\control|alu_sel [2]),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~2 .lut_mask = 16'h000A;
defparam \datapath|ula|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~16 (
// Equation(s):
// \datapath|ula|Mux1~16_combout  = (\datapath|ula|Mux5~2_combout ) # ((!\datapath|mux5E2|Mux7~4_combout  & (!\datapath|mux5E2|Mux6~4_combout  & \datapath|ula|Mux1~3_combout )))

	.dataa(\datapath|mux5E2|Mux7~4_combout ),
	.datab(\datapath|mux5E2|Mux6~4_combout ),
	.datac(\datapath|ula|Mux5~2_combout ),
	.datad(\datapath|ula|Mux1~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~16 .lut_mask = 16'hF1F0;
defparam \datapath|ula|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~13 (
// Equation(s):
// \datapath|ula|Mux1~13_combout  = (\datapath|ula|Mux1~16_combout  & (\datapath|mux5E1|Mux6~combout  & ((\datapath|mux5E2|Mux6~4_combout ) # (!\datapath|ula|Mux1~4_combout )))) # (!\datapath|ula|Mux1~16_combout  & (\datapath|ula|Mux1~4_combout ))

	.dataa(\datapath|ula|Mux1~4_combout ),
	.datab(\datapath|mux5E1|Mux6~combout ),
	.datac(\datapath|ula|Mux1~16_combout ),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~13 .lut_mask = 16'hCA4A;
defparam \datapath|ula|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~14 (
// Equation(s):
// \datapath|ula|Mux1~14_combout  = (\datapath|ula|Mux1~16_combout  & (((\datapath|ula|Mux1~13_combout )))) # (!\datapath|ula|Mux1~16_combout  & ((\datapath|ula|Mux1~13_combout  & ((\datapath|ula|Add0~6_combout ))) # (!\datapath|ula|Mux1~13_combout  & 
// (\datapath|ula|Mux1~12_combout ))))

	.dataa(\datapath|ula|Mux1~12_combout ),
	.datab(\datapath|ula|Add0~6_combout ),
	.datac(\datapath|ula|Mux1~16_combout ),
	.datad(\datapath|ula|Mux1~13_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~14 .lut_mask = 16'hFC0A;
defparam \datapath|ula|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux8~0 (
// Equation(s):
// \datapath|ula|Mux8~0_combout  = (\control|alu_sel [3] & ((\control|alu_sel [0]) # ((\control|alu_sel [1]) # (\control|alu_sel [2]))))

	.dataa(\control|alu_sel [0]),
	.datab(\control|alu_sel [1]),
	.datac(\control|alu_sel [2]),
	.datad(\control|alu_sel [3]),
	.cin(gnd),
	.combout(\datapath|ula|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux8~0 .lut_mask = 16'hFE00;
defparam \datapath|ula|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[1] (
// Equation(s):
// \datapath|ula|result [1] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [1]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux1~14_combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux1~14_combout ),
	.datac(\datapath|ula|result [1]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [1]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[1] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux6~1 (
// Equation(s):
// \datapath|mux5|Mux6~1_combout  = (\control|sel_mux5 [0] & ((\datapath|mux5|Mux6~0_combout  & ((\datapath|ula|result [1]))) # (!\datapath|mux5|Mux6~0_combout  & (\datapath|mux5E2|Mux6~4_combout )))) # (!\control|sel_mux5 [0] & 
// (((\datapath|mux5|Mux6~0_combout ))))

	.dataa(\datapath|mux5E2|Mux6~4_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\datapath|mux5|Mux6~0_combout ),
	.datad(\datapath|ula|result [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [1]));

cycloneii_lcell_comb \datapath|mux5E1|Mux6~0 (
// Equation(s):
// \datapath|mux5E1|Mux6~0_combout  = (\datapath|R1|data_out [1] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [1]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux6~1 (
// Equation(s):
// \datapath|mux5E1|Mux6~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux6~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux6~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux6~1_combout ),
	.datab(\datapath|mux5E1|Mux6~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux6 (
// Equation(s):
// \datapath|mux5E1|Mux6~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux6~1_combout  & ((\datapath|R2|data_out [1]))) # (!\datapath|mux5E1|Mux6~1_combout  & (\datapath|R3|data_out [1])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux6~1_combout ))))

	.dataa(\datapath|R3|data_out [1]),
	.datab(\datapath|R2|data_out [1]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~9 (
// Equation(s):
// \datapath|ula|Add0~9_combout  = (\datapath|ula|Add0~8_combout  & ((\datapath|mux5E1|Mux5~combout  & (\datapath|ula|Add0~7  & VCC)) # (!\datapath|mux5E1|Mux5~combout  & (!\datapath|ula|Add0~7 )))) # (!\datapath|ula|Add0~8_combout  & 
// ((\datapath|mux5E1|Mux5~combout  & (!\datapath|ula|Add0~7 )) # (!\datapath|mux5E1|Mux5~combout  & ((\datapath|ula|Add0~7 ) # (GND)))))
// \datapath|ula|Add0~10  = CARRY((\datapath|ula|Add0~8_combout  & (!\datapath|mux5E1|Mux5~combout  & !\datapath|ula|Add0~7 )) # (!\datapath|ula|Add0~8_combout  & ((!\datapath|ula|Add0~7 ) # (!\datapath|mux5E1|Mux5~combout ))))

	.dataa(\datapath|ula|Add0~8_combout ),
	.datab(\datapath|mux5E1|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~7 ),
	.combout(\datapath|ula|Add0~9_combout ),
	.cout(\datapath|ula|Add0~10 ));
// synopsys translate_off
defparam \datapath|ula|Add0~9 .lut_mask = 16'h9617;
defparam \datapath|ula|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~0 (
// Equation(s):
// \datapath|ula|Mux3~0_combout  = (\control|alu_sel [2]) # ((\control|alu_sel [1] & \control|alu_sel [0]))

	.dataa(\control|alu_sel [2]),
	.datab(\control|alu_sel [1]),
	.datac(\control|alu_sel [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~0 .lut_mask = 16'hEAEA;
defparam \datapath|ula|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~2 (
// Equation(s):
// \datapath|compa|Equal0~2_combout  = \datapath|mux5E2|Mux5~4_combout  $ (\datapath|mux5E1|Mux5~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux5~4_combout ),
	.datad(\datapath|mux5E1|Mux5~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~2 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~5 (
// Equation(s):
// \datapath|ula|Mux1~5_combout  = (\datapath|ula|Mux1~2_combout  & (!\datapath|mux5E2|Mux5~4_combout  & !\datapath|mux5E2|Mux0~4_combout ))

	.dataa(\datapath|ula|Mux1~2_combout ),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux5~4_combout ),
	.datad(\datapath|mux5E2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~5 .lut_mask = 16'h000A;
defparam \datapath|ula|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~6 (
// Equation(s):
// \datapath|ula|Mux1~6_combout  = (\control|alu_sel [1] & ((\datapath|ula|Mux1~5_combout ) # (\control|alu_sel [0])))

	.dataa(\control|alu_sel [1]),
	.datab(\datapath|ula|Mux1~5_combout ),
	.datac(\control|alu_sel [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~6 .lut_mask = 16'hA8A8;
defparam \datapath|ula|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2~0 (
// Equation(s):
// \datapath|ula|Mux2~0_combout  = (\control|alu_sel [0] & (((\control|alu_sel [1]) # (!\datapath|mux5E2|Mux5~4_combout )))) # (!\control|alu_sel [0] & (!\control|alu_sel [1] & ((\datapath|mux5E1|Mux5~combout ) # (\datapath|mux5E2|Mux5~4_combout ))))

	.dataa(\datapath|mux5E1|Mux5~combout ),
	.datab(\control|alu_sel [0]),
	.datac(\control|alu_sel [1]),
	.datad(\datapath|mux5E2|Mux5~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2~0 .lut_mask = 16'hC3CE;
defparam \datapath|ula|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2~1 (
// Equation(s):
// \datapath|ula|Mux2~1_combout  = (\datapath|ula|Mux1~6_combout  & ((\datapath|ula|Mux2~0_combout  & ((\datapath|compa|Equal0~2_combout ))) # (!\datapath|ula|Mux2~0_combout  & (\datapath|ula|ShiftLeft0~4_combout )))) # (!\datapath|ula|Mux1~6_combout  & 
// (((\datapath|ula|Mux2~0_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~4_combout ),
	.datab(\datapath|compa|Equal0~2_combout ),
	.datac(\datapath|ula|Mux1~6_combout ),
	.datad(\datapath|ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2~1 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2~3 (
// Equation(s):
// \datapath|ula|Mux2~3_combout  = (\datapath|ula|Mux1~15_combout  & (((!\datapath|ula|Mux3~0_combout )))) # (!\datapath|ula|Mux1~15_combout  & ((\datapath|ula|Mux3~0_combout  & ((\datapath|ula|Mux2~1_combout ))) # (!\datapath|ula|Mux3~0_combout  & 
// (\datapath|ula|Add0~9_combout ))))

	.dataa(\datapath|ula|Mux1~15_combout ),
	.datab(\datapath|ula|Add0~9_combout ),
	.datac(\datapath|ula|Mux3~0_combout ),
	.datad(\datapath|ula|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2~3 .lut_mask = 16'h5E0E;
defparam \datapath|ula|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2~4 (
// Equation(s):
// \datapath|ula|Mux2~4_combout  = (\datapath|ula|Mux1~15_combout  & (\datapath|mux5E1|Mux5~combout  & ((\datapath|ula|Mux2~3_combout ) # (\datapath|mux5E2|Mux5~4_combout )))) # (!\datapath|ula|Mux1~15_combout  & (\datapath|ula|Mux2~3_combout ))

	.dataa(\datapath|ula|Mux1~15_combout ),
	.datab(\datapath|ula|Mux2~3_combout ),
	.datac(\datapath|mux5E2|Mux5~4_combout ),
	.datad(\datapath|mux5E1|Mux5~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2~4 .lut_mask = 16'hEC44;
defparam \datapath|ula|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~7 (
// Equation(s):
// \datapath|ula|Mux1~7_combout  = (\control|alu_sel [3] & ((\datapath|mux5E2|Mux6~4_combout ) # (!\datapath|ula|Mux1~5_combout )))

	.dataa(\control|alu_sel [3]),
	.datab(\datapath|mux5E2|Mux6~4_combout ),
	.datac(vcc),
	.datad(\datapath|ula|Mux1~5_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~7 .lut_mask = 16'h88AA;
defparam \datapath|ula|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~8 (
// Equation(s):
// \datapath|ula|Mux1~8_combout  = (!\datapath|ula|Mux1~3_combout  & (((\datapath|ula|Mux1~2_combout  & !\datapath|mux5E2|Mux0~4_combout )) # (!\datapath|ula|Mux1~7_combout )))

	.dataa(\datapath|ula|Mux1~2_combout ),
	.datab(\datapath|mux5E2|Mux0~4_combout ),
	.datac(\datapath|ula|Mux1~7_combout ),
	.datad(\datapath|ula|Mux1~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~8 .lut_mask = 16'h002F;
defparam \datapath|ula|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2~2 (
// Equation(s):
// \datapath|ula|Mux2~2_combout  = (\datapath|ula|Mux1~8_combout  & ((\datapath|ula|Mux1~7_combout  & (\datapath|ula|ShiftRight0~9_combout )) # (!\datapath|ula|Mux1~7_combout  & ((\datapath|ula|Mux2~4_combout ))))) # (!\datapath|ula|Mux1~8_combout  & 
// (((!\datapath|ula|Mux1~7_combout ))))

	.dataa(\datapath|ula|ShiftRight0~9_combout ),
	.datab(\datapath|ula|Mux2~4_combout ),
	.datac(\datapath|ula|Mux1~8_combout ),
	.datad(\datapath|ula|Mux1~7_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2~2 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux2 (
// Equation(s):
// \datapath|ula|Mux2~combout  = (\datapath|ula|Mux1~3_combout  & ((\datapath|ula|Mux2~2_combout  & ((\datapath|ula|ShiftRight0~2_combout ))) # (!\datapath|ula|Mux2~2_combout  & (\datapath|ula|ShiftRight0~4_combout )))) # (!\datapath|ula|Mux1~3_combout  & 
// (((\datapath|ula|Mux2~2_combout ))))

	.dataa(\datapath|ula|ShiftRight0~4_combout ),
	.datab(\datapath|ula|ShiftRight0~2_combout ),
	.datac(\datapath|ula|Mux1~3_combout ),
	.datad(\datapath|ula|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux2 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[2] (
// Equation(s):
// \datapath|ula|result [2] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [2]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux2~combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux2~combout ),
	.datac(\datapath|ula|result [2]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [2]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[2] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux5~1 (
// Equation(s):
// \datapath|mux5|Mux5~1_combout  = (\control|sel_mux5 [1] & ((\datapath|mux5|Mux5~0_combout  & ((\datapath|ula|result [2]))) # (!\datapath|mux5|Mux5~0_combout  & (\datapath|RIN|data_out [2])))) # (!\control|sel_mux5 [1] & (((\datapath|mux5|Mux5~0_combout 
// ))))

	.dataa(\datapath|RIN|data_out [2]),
	.datab(\control|sel_mux5 [1]),
	.datac(\datapath|mux5|Mux5~0_combout ),
	.datad(\datapath|ula|result [2]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [2]));

cycloneii_lcell_comb \datapath|mux5E1|Mux5~0 (
// Equation(s):
// \datapath|mux5E1|Mux5~0_combout  = (\datapath|R1|data_out [2] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [2]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux5~1 (
// Equation(s):
// \datapath|mux5E1|Mux5~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux5~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux5~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux5~1_combout ),
	.datab(\datapath|mux5E1|Mux5~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux5 (
// Equation(s):
// \datapath|mux5E1|Mux5~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux5~1_combout  & ((\datapath|R2|data_out [2]))) # (!\datapath|mux5E1|Mux5~1_combout  & (\datapath|R3|data_out [2])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux5~1_combout ))))

	.dataa(\datapath|R3|data_out [2]),
	.datab(\datapath|R2|data_out [2]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Add0~12 (
// Equation(s):
// \datapath|ula|Add0~12_combout  = ((\datapath|ula|Add0~11_combout  $ (\datapath|mux5E1|Mux4~combout  $ (!\datapath|ula|Add0~10 )))) # (GND)
// \datapath|ula|Add0~13  = CARRY((\datapath|ula|Add0~11_combout  & ((\datapath|mux5E1|Mux4~combout ) # (!\datapath|ula|Add0~10 ))) # (!\datapath|ula|Add0~11_combout  & (\datapath|mux5E1|Mux4~combout  & !\datapath|ula|Add0~10 )))

	.dataa(\datapath|ula|Add0~11_combout ),
	.datab(\datapath|mux5E1|Mux4~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|ula|Add0~10 ),
	.combout(\datapath|ula|Add0~12_combout ),
	.cout(\datapath|ula|Add0~13 ));
// synopsys translate_off
defparam \datapath|ula|Add0~12 .lut_mask = 16'h698E;
defparam \datapath|ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~3 (
// Equation(s):
// \datapath|ula|ShiftLeft0~3_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux6~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux5~combout )))

	.dataa(\datapath|mux5E1|Mux6~combout ),
	.datab(\datapath|mux5E1|Mux5~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~3 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~5 (
// Equation(s):
// \datapath|ula|Mux5~5_combout  = (\datapath|mux5E2|Mux5~4_combout ) # ((\datapath|mux5E2|Mux0~4_combout ) # ((\control|alu_sel [0]) # (!\datapath|ula|Mux1~2_combout )))

	.dataa(\datapath|mux5E2|Mux5~4_combout ),
	.datab(\datapath|mux5E2|Mux0~4_combout ),
	.datac(\control|alu_sel [0]),
	.datad(\datapath|ula|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~5 .lut_mask = 16'hFEFF;
defparam \datapath|ula|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~5 (
// Equation(s):
// \datapath|compa|Equal0~5_combout  = \datapath|mux5E2|Mux3~4_combout  $ (\datapath|mux5E1|Mux3~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux3~4_combout ),
	.datad(\datapath|mux5E1|Mux3~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~5 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~6 (
// Equation(s):
// \datapath|ula|Mux5~6_combout  = (\control|alu_sel [0]) # ((\datapath|mux5E2|Mux6~4_combout  & \datapath|ula|Mux1~5_combout ))

	.dataa(\control|alu_sel [0]),
	.datab(\datapath|mux5E2|Mux6~4_combout ),
	.datac(\datapath|ula|Mux1~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~6 .lut_mask = 16'hEAEA;
defparam \datapath|ula|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~7 (
// Equation(s):
// \datapath|ula|Mux5~7_combout  = (\datapath|ula|Mux5~5_combout  & ((\datapath|ula|Mux5~6_combout ) # ((\datapath|ula|Mux1~2_combout  & !\datapath|mux5E2|Mux0~4_combout ))))

	.dataa(\datapath|ula|Mux5~5_combout ),
	.datab(\datapath|ula|Mux5~6_combout ),
	.datac(\datapath|ula|Mux1~2_combout ),
	.datad(\datapath|mux5E2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~7 .lut_mask = 16'h88A8;
defparam \datapath|ula|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4~0 (
// Equation(s):
// \datapath|ula|Mux4~0_combout  = (\datapath|ula|Mux5~7_combout  & ((\datapath|ula|Mux5~6_combout  & ((\datapath|compa|Equal0~5_combout ))) # (!\datapath|ula|Mux5~6_combout  & (\datapath|ula|ShiftLeft0~1_combout )))) # (!\datapath|ula|Mux5~7_combout  & 
// (((\datapath|ula|Mux5~6_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~1_combout ),
	.datab(\datapath|compa|Equal0~5_combout ),
	.datac(\datapath|ula|Mux5~7_combout ),
	.datad(\datapath|ula|Mux5~6_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4~0 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4~1 (
// Equation(s):
// \datapath|ula|Mux4~1_combout  = (\datapath|ula|Mux5~5_combout  & (((\datapath|ula|Mux4~0_combout )))) # (!\datapath|ula|Mux5~5_combout  & ((\datapath|ula|Mux4~0_combout  & ((\datapath|ula|ShiftLeft0~3_combout ))) # (!\datapath|ula|Mux4~0_combout  & 
// (\datapath|ula|ShiftLeft0~8_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~8_combout ),
	.datab(\datapath|ula|ShiftLeft0~3_combout ),
	.datac(\datapath|ula|Mux5~5_combout ),
	.datad(\datapath|ula|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4~1 .lut_mask = 16'hFC0A;
defparam \datapath|ula|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4~3 (
// Equation(s):
// \datapath|ula|Mux4~3_combout  = (\datapath|ula|Mux5~4_combout  & ((\datapath|ula|Mux5~3_combout  & ((\datapath|ula|Mux4~1_combout ))) # (!\datapath|ula|Mux5~3_combout  & (\datapath|ula|Add0~15_combout )))) # (!\datapath|ula|Mux5~4_combout  & 
// (((\datapath|ula|Mux5~3_combout ))))

	.dataa(\datapath|ula|Mux5~4_combout ),
	.datab(\datapath|ula|Add0~15_combout ),
	.datac(\datapath|ula|Mux4~1_combout ),
	.datad(\datapath|ula|Mux5~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4~3 .lut_mask = 16'hF588;
defparam \datapath|ula|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4~4 (
// Equation(s):
// \datapath|ula|Mux4~4_combout  = (\datapath|ula|Mux5~4_combout  & (\datapath|ula|Mux4~3_combout )) # (!\datapath|ula|Mux5~4_combout  & ((\datapath|ula|Mux4~3_combout  & ((!\datapath|mux5E2|Mux3~4_combout ))) # (!\datapath|ula|Mux4~3_combout  & 
// ((\datapath|mux5E1|Mux3~combout ) # (\datapath|mux5E2|Mux3~4_combout )))))

	.dataa(\datapath|ula|Mux5~4_combout ),
	.datab(\datapath|ula|Mux4~3_combout ),
	.datac(\datapath|mux5E1|Mux3~combout ),
	.datad(\datapath|mux5E2|Mux3~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4~4 .lut_mask = 16'h99DC;
defparam \datapath|ula|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~14 (
// Equation(s):
// \datapath|ula|Mux5~14_combout  = (\control|alu_sel [3] & (((\datapath|ula|Mux1~5_combout )))) # (!\control|alu_sel [3] & (((\control|alu_sel [2])) # (!\control|alu_sel [1])))

	.dataa(\control|alu_sel [1]),
	.datab(\control|alu_sel [3]),
	.datac(\control|alu_sel [2]),
	.datad(\datapath|ula|Mux1~5_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~14 .lut_mask = 16'hFD31;
defparam \datapath|ula|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~8 (
// Equation(s):
// \datapath|ula|Mux5~8_combout  = (\control|alu_sel [3]) # ((\control|alu_sel [1] & (\control|alu_sel [0] & !\control|alu_sel [2])))

	.dataa(\control|alu_sel [3]),
	.datab(\control|alu_sel [1]),
	.datac(\control|alu_sel [0]),
	.datad(\control|alu_sel [2]),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~8 .lut_mask = 16'hAAEA;
defparam \datapath|ula|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4~2 (
// Equation(s):
// \datapath|ula|Mux4~2_combout  = (\datapath|ula|Mux5~14_combout  & ((\datapath|ula|Mux5~8_combout  & (\datapath|ula|ShiftRight0~5_combout )) # (!\datapath|ula|Mux5~8_combout  & ((\datapath|ula|Mux4~4_combout ))))) # (!\datapath|ula|Mux5~14_combout  & 
// (((!\datapath|ula|Mux5~8_combout ))))

	.dataa(\datapath|ula|ShiftRight0~5_combout ),
	.datab(\datapath|ula|Mux4~4_combout ),
	.datac(\datapath|ula|Mux5~14_combout ),
	.datad(\datapath|ula|Mux5~8_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4~2 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux4 (
// Equation(s):
// \datapath|ula|Mux4~combout  = (\datapath|ula|Mux5~2_combout  & (\datapath|mux5E1|Mux3~combout  & ((\datapath|mux5E2|Mux3~4_combout ) # (\datapath|ula|Mux4~2_combout )))) # (!\datapath|ula|Mux5~2_combout  & (((\datapath|ula|Mux4~2_combout ))))

	.dataa(\datapath|mux5E2|Mux3~4_combout ),
	.datab(\datapath|ula|Mux4~2_combout ),
	.datac(\datapath|ula|Mux5~2_combout ),
	.datad(\datapath|mux5E1|Mux3~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux4 .lut_mask = 16'hEC0C;
defparam \datapath|ula|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[4] (
// Equation(s):
// \datapath|ula|result [4] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [4]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux4~combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux4~combout ),
	.datac(\datapath|ula|result [4]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [4]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[4] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux3~1 (
// Equation(s):
// \datapath|mux5|Mux3~1_combout  = (\control|sel_mux5 [1] & ((\datapath|mux5|Mux3~0_combout  & ((\datapath|ula|result [4]))) # (!\datapath|mux5|Mux3~0_combout  & (\datapath|RIN|data_out [4])))) # (!\control|sel_mux5 [1] & (((\datapath|mux5|Mux3~0_combout 
// ))))

	.dataa(\datapath|RIN|data_out [4]),
	.datab(\control|sel_mux5 [1]),
	.datac(\datapath|mux5|Mux3~0_combout ),
	.datad(\datapath|ula|result [4]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [4]));

cycloneii_lcell_comb \datapath|mux5E2|Mux3~1 (
// Equation(s):
// \datapath|mux5E2|Mux3~1_combout  = (\datapath|R1|data_out [4] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [4]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux3~2 (
// Equation(s):
// \datapath|mux5E2|Mux3~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux3~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux3~1_combout )))))

	.dataa(\datapath|mux5|Mux3~1_combout ),
	.datab(\datapath|mux5E2|Mux3~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux3~3 (
// Equation(s):
// \datapath|mux5E2|Mux3~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux3~2_combout  & ((\datapath|R2|data_out [4]))) # (!\datapath|mux5E2|Mux3~2_combout  & (\datapath|R3|data_out [4])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux3~2_combout ))))

	.dataa(\datapath|R3|data_out [4]),
	.datab(\datapath|R2|data_out [4]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux3~4 (
// Equation(s):
// \datapath|mux5E2|Mux3~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [4])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux3~3_combout )))

	.dataa(\control|mem_adr [4]),
	.datab(\datapath|mux5E2|Mux3~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux1~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux1~0 (
// Equation(s):
// \datapath|mux5|Mux1~0_combout  = (\control|sel_mux5 [1] & (((\control|sel_mux5 [0])))) # (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mux5E2|Mux1~4_combout )) # (!\control|sel_mux5 [0] & 
// ((\datapath|mem|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\control|sel_mux5 [1]),
	.datab(\datapath|mux5E2|Mux1~4_combout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~3 (
// Equation(s):
// \datapath|mux5E1|Mux1~3_combout  = (\datapath|R1|data_out [6] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [6]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~3 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~4 (
// Equation(s):
// \datapath|mux5E1|Mux1~4_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux1~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux1~3_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux1~1_combout ),
	.datab(\datapath|mux5E1|Mux1~3_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~4 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1 (
// Equation(s):
// \datapath|mux5E1|Mux1~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux1~4_combout  & ((\datapath|R2|data_out [6]))) # (!\datapath|mux5E1|Mux1~4_combout  & (\datapath|R3|data_out [6])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux1~4_combout ))))

	.dataa(\datapath|R3|data_out [6]),
	.datab(\datapath|R2|data_out [6]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftRight0~9 (
// Equation(s):
// \datapath|ula|ShiftRight0~9_combout  = (!\datapath|mux5E2|Mux6~4_combout  & ((\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux0~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux1~combout )))))

	.dataa(\datapath|mux5E1|Mux0~combout ),
	.datab(\datapath|mux5E1|Mux1~combout ),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\datapath|mux5E2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftRight0~9 .lut_mask = 16'h00AC;
defparam \datapath|ula|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~7 (
// Equation(s):
// \datapath|ula|Mux6~7_combout  = (\control|alu_sel [2] & ((\datapath|mux5E2|Mux7~4_combout ) # ((\datapath|mux5E2|Mux6~4_combout ) # (!\datapath|ula|Mux1~5_combout ))))

	.dataa(\control|alu_sel [2]),
	.datab(\datapath|mux5E2|Mux7~4_combout ),
	.datac(\datapath|mux5E2|Mux6~4_combout ),
	.datad(\datapath|ula|Mux1~5_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~7 .lut_mask = 16'hA8AA;
defparam \datapath|ula|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~8 (
// Equation(s):
// \datapath|ula|Mux6~8_combout  = (!\control|alu_sel [3] & ((\control|alu_sel [0]) # ((\datapath|ula|Mux6~7_combout ) # (!\control|alu_sel [1]))))

	.dataa(\control|alu_sel [0]),
	.datab(\datapath|ula|Mux6~7_combout ),
	.datac(\control|alu_sel [1]),
	.datad(\control|alu_sel [3]),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~8 .lut_mask = 16'h00EF;
defparam \datapath|ula|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~9 (
// Equation(s):
// \datapath|ula|Mux6~9_combout  = (!\datapath|ula|Mux6~8_combout  & ((\datapath|ula|Mux1~5_combout ) # (!\control|alu_sel [3])))

	.dataa(\datapath|ula|Mux1~5_combout ),
	.datab(vcc),
	.datac(\control|alu_sel [3]),
	.datad(\datapath|ula|Mux6~8_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~9 .lut_mask = 16'h00AF;
defparam \datapath|ula|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~13 (
// Equation(s):
// \datapath|ula|Mux6~13_combout  = (\control|alu_sel [3]) # ((\control|alu_sel [1] & (!\control|alu_sel [2] & \datapath|ula|Mux6~8_combout )))

	.dataa(\control|alu_sel [1]),
	.datab(\control|alu_sel [2]),
	.datac(\control|alu_sel [3]),
	.datad(\datapath|ula|Mux6~8_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~13 .lut_mask = 16'hF2F0;
defparam \datapath|ula|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~10 (
// Equation(s):
// \datapath|ula|Mux6~10_combout  = (\datapath|ula|Mux6~9_combout  & ((\datapath|ula|Mux6~13_combout  & ((!\datapath|ula|ShiftRight0~9_combout ))) # (!\datapath|ula|Mux6~13_combout  & (!\datapath|mux5E1|Mux1~combout )))) # (!\datapath|ula|Mux6~9_combout  & 
// (((\datapath|ula|Mux6~13_combout ))))

	.dataa(\datapath|mux5E1|Mux1~combout ),
	.datab(\datapath|ula|ShiftRight0~9_combout ),
	.datac(\datapath|ula|Mux6~9_combout ),
	.datad(\datapath|ula|Mux6~13_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~10 .lut_mask = 16'h3F50;
defparam \datapath|ula|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~11 (
// Equation(s):
// \datapath|ula|Mux6~11_combout  = (\datapath|mux5E2|Mux1~4_combout  & ((\datapath|ula|Mux6~10_combout  & (\datapath|mux5E1|Mux1~combout )) # (!\datapath|ula|Mux6~10_combout  & ((!\datapath|ula|Mux5~3_combout ))))) # (!\datapath|mux5E2|Mux1~4_combout  & 
// (!\datapath|ula|Mux6~10_combout  & ((\datapath|mux5E1|Mux1~combout ) # (\datapath|ula|Mux5~3_combout ))))

	.dataa(\datapath|mux5E2|Mux1~4_combout ),
	.datab(\datapath|mux5E1|Mux1~combout ),
	.datac(\datapath|ula|Mux6~10_combout ),
	.datad(\datapath|ula|Mux5~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~11 .lut_mask = 16'h858E;
defparam \datapath|ula|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~14 (
// Equation(s):
// \datapath|ula|Mux6~14_combout  = (\datapath|ula|Mux6~8_combout  & (!\datapath|ula|Mux6~10_combout  & ((\control|alu_sel [1]) # (!\control|alu_sel [2])))) # (!\datapath|ula|Mux6~8_combout  & (((\datapath|ula|Mux6~10_combout ))))

	.dataa(\control|alu_sel [1]),
	.datab(\control|alu_sel [2]),
	.datac(\datapath|ula|Mux6~8_combout ),
	.datad(\datapath|ula|Mux6~10_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~14 .lut_mask = 16'h0FB0;
defparam \datapath|ula|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux6~12 (
// Equation(s):
// \datapath|ula|Mux6~12_combout  = (\datapath|ula|Mux6~8_combout  & ((\datapath|ula|Mux6~14_combout  & (\datapath|ula|Mux6~6_combout )) # (!\datapath|ula|Mux6~14_combout  & ((\datapath|ula|Mux6~11_combout ))))) # (!\datapath|ula|Mux6~8_combout  & 
// (((!\datapath|ula|Mux6~14_combout ))))

	.dataa(\datapath|ula|Mux6~6_combout ),
	.datab(\datapath|ula|Mux6~11_combout ),
	.datac(\datapath|ula|Mux6~8_combout ),
	.datad(\datapath|ula|Mux6~14_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux6~12 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[6] (
// Equation(s):
// \datapath|ula|result [6] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [6]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux6~12_combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux6~12_combout ),
	.datac(\datapath|ula|result [6]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [6]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[6] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux1~1 (
// Equation(s):
// \datapath|mux5|Mux1~1_combout  = (\control|sel_mux5 [1] & ((\datapath|mux5|Mux1~0_combout  & ((\datapath|ula|result [6]))) # (!\datapath|mux5|Mux1~0_combout  & (\datapath|RIN|data_out [6])))) # (!\control|sel_mux5 [1] & (((\datapath|mux5|Mux1~0_combout 
// ))))

	.dataa(\datapath|RIN|data_out [6]),
	.datab(\control|sel_mux5 [1]),
	.datac(\datapath|mux5|Mux1~0_combout ),
	.datad(\datapath|ula|result [6]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [6]));

cycloneii_lcell_comb \datapath|mux5E2|Mux1~1 (
// Equation(s):
// \datapath|mux5E2|Mux1~1_combout  = (\datapath|R1|data_out [6] & \control|sel_5e2 [0])

	.dataa(\datapath|R1|data_out [6]),
	.datab(\control|sel_5e2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~1 .lut_mask = 16'h8888;
defparam \datapath|mux5E2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux1~2 (
// Equation(s):
// \datapath|mux5E2|Mux1~2_combout  = (\control|sel_5e2 [1] & (((!\datapath|mux5E2|Mux2~2_combout )))) # (!\control|sel_5e2 [1] & ((\datapath|mux5E2|Mux2~2_combout  & (\datapath|mux5|Mux1~1_combout )) # (!\datapath|mux5E2|Mux2~2_combout  & 
// ((\datapath|mux5E2|Mux1~1_combout )))))

	.dataa(\datapath|mux5|Mux1~1_combout ),
	.datab(\datapath|mux5E2|Mux1~1_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\datapath|mux5E2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~2 .lut_mask = 16'h0AFC;
defparam \datapath|mux5E2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux1~3 (
// Equation(s):
// \datapath|mux5E2|Mux1~3_combout  = (\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E2|Mux1~2_combout  & ((\datapath|R2|data_out [6]))) # (!\datapath|mux5E2|Mux1~2_combout  & (\datapath|R3|data_out [6])))) # (!\datapath|mux5E2|Mux2~1_combout  & 
// (((\datapath|mux5E2|Mux1~2_combout ))))

	.dataa(\datapath|R3|data_out [6]),
	.datab(\datapath|R2|data_out [6]),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux1~4 (
// Equation(s):
// \datapath|mux5E2|Mux1~4_combout  = (\datapath|mux5E2|Mux2~3_combout  & (\control|mem_adr [6])) # (!\datapath|mux5E2|Mux2~3_combout  & ((\datapath|mux5E2|Mux1~3_combout )))

	.dataa(\control|mem_adr [6]),
	.datab(\datapath|mux5E2|Mux1~3_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~4 .lut_mask = 16'hAACC;
defparam \datapath|mux5E2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~2 (
// Equation(s):
// \datapath|ula|Mux1~2_combout  = (!\datapath|mux5E2|Mux4~4_combout  & (!\datapath|mux5E2|Mux3~4_combout  & (!\datapath|mux5E2|Mux2~7_combout  & !\datapath|mux5E2|Mux1~4_combout )))

	.dataa(\datapath|mux5E2|Mux4~4_combout ),
	.datab(\datapath|mux5E2|Mux3~4_combout ),
	.datac(\datapath|mux5E2|Mux2~7_combout ),
	.datad(\datapath|mux5E2|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~2 .lut_mask = 16'h0001;
defparam \datapath|ula|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~3 (
// Equation(s):
// \datapath|ula|Mux1~3_combout  = (\control|alu_sel [3] & (\datapath|ula|Mux1~2_combout  & (!\datapath|mux5E2|Mux5~4_combout  & !\datapath|mux5E2|Mux0~4_combout )))

	.dataa(\control|alu_sel [3]),
	.datab(\datapath|ula|Mux1~2_combout ),
	.datac(\datapath|mux5E2|Mux5~4_combout ),
	.datad(\datapath|mux5E2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~3 .lut_mask = 16'h0008;
defparam \datapath|ula|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~3 (
// Equation(s):
// \datapath|compa|Equal0~3_combout  = \datapath|mux5E2|Mux4~4_combout  $ (\datapath|mux5E1|Mux4~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux4~4_combout ),
	.datad(\datapath|mux5E1|Mux4~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~3 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~1 (
// Equation(s):
// \datapath|ula|Mux3~1_combout  = (\control|alu_sel [0] & (((\control|alu_sel [1]) # (!\datapath|mux5E2|Mux4~4_combout )))) # (!\control|alu_sel [0] & (!\control|alu_sel [1] & ((\datapath|mux5E1|Mux4~combout ) # (\datapath|mux5E2|Mux4~4_combout ))))

	.dataa(\datapath|mux5E1|Mux4~combout ),
	.datab(\control|alu_sel [0]),
	.datac(\control|alu_sel [1]),
	.datad(\datapath|mux5E2|Mux4~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~1 .lut_mask = 16'hC3CE;
defparam \datapath|ula|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~2 (
// Equation(s):
// \datapath|ula|Mux3~2_combout  = (\datapath|ula|Mux1~6_combout  & ((\datapath|ula|Mux3~1_combout  & ((\datapath|compa|Equal0~3_combout ))) # (!\datapath|ula|Mux3~1_combout  & (\datapath|ula|ShiftLeft0~7_combout )))) # (!\datapath|ula|Mux1~6_combout  & 
// (((\datapath|ula|Mux3~1_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~7_combout ),
	.datab(\datapath|compa|Equal0~3_combout ),
	.datac(\datapath|ula|Mux1~6_combout ),
	.datad(\datapath|ula|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~2 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~4 (
// Equation(s):
// \datapath|ula|Mux3~4_combout  = (\datapath|ula|Mux1~15_combout  & (((!\datapath|ula|Mux3~0_combout )))) # (!\datapath|ula|Mux1~15_combout  & ((\datapath|ula|Mux3~0_combout  & ((\datapath|ula|Mux3~2_combout ))) # (!\datapath|ula|Mux3~0_combout  & 
// (\datapath|ula|Add0~12_combout ))))

	.dataa(\datapath|ula|Mux1~15_combout ),
	.datab(\datapath|ula|Add0~12_combout ),
	.datac(\datapath|ula|Mux3~0_combout ),
	.datad(\datapath|ula|Mux3~2_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~4 .lut_mask = 16'h5E0E;
defparam \datapath|ula|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~5 (
// Equation(s):
// \datapath|ula|Mux3~5_combout  = (\datapath|ula|Mux1~15_combout  & (\datapath|mux5E1|Mux4~combout  & ((\datapath|ula|Mux3~4_combout ) # (\datapath|mux5E2|Mux4~4_combout )))) # (!\datapath|ula|Mux1~15_combout  & (\datapath|ula|Mux3~4_combout ))

	.dataa(\datapath|ula|Mux1~15_combout ),
	.datab(\datapath|ula|Mux3~4_combout ),
	.datac(\datapath|mux5E2|Mux4~4_combout ),
	.datad(\datapath|mux5E1|Mux4~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~5 .lut_mask = 16'hEC44;
defparam \datapath|ula|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3~3 (
// Equation(s):
// \datapath|ula|Mux3~3_combout  = (\datapath|ula|Mux1~8_combout  & ((\datapath|ula|Mux1~7_combout  & (\datapath|ula|ShiftRight0~10_combout )) # (!\datapath|ula|Mux1~7_combout  & ((\datapath|ula|Mux3~5_combout ))))) # (!\datapath|ula|Mux1~8_combout  & 
// (((!\datapath|ula|Mux1~7_combout ))))

	.dataa(\datapath|ula|ShiftRight0~10_combout ),
	.datab(\datapath|ula|Mux3~5_combout ),
	.datac(\datapath|ula|Mux1~8_combout ),
	.datad(\datapath|ula|Mux1~7_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3~3 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux3 (
// Equation(s):
// \datapath|ula|Mux3~combout  = (\datapath|ula|Mux1~3_combout  & ((\datapath|ula|Mux3~3_combout  & ((\datapath|ula|ShiftRight0~6_combout ))) # (!\datapath|ula|Mux3~3_combout  & (\datapath|ula|ShiftRight0~7_combout )))) # (!\datapath|ula|Mux1~3_combout  & 
// (((\datapath|ula|Mux3~3_combout ))))

	.dataa(\datapath|ula|ShiftRight0~7_combout ),
	.datab(\datapath|ula|ShiftRight0~6_combout ),
	.datac(\datapath|ula|Mux1~3_combout ),
	.datad(\datapath|ula|Mux3~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux3 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[3] (
// Equation(s):
// \datapath|ula|result [3] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [3]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux3~combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux3~combout ),
	.datac(\datapath|ula|result [3]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [3]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[3] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux4~1 (
// Equation(s):
// \datapath|mux5|Mux4~1_combout  = (\control|sel_mux5 [0] & ((\datapath|mux5|Mux4~0_combout  & ((\datapath|ula|result [3]))) # (!\datapath|mux5|Mux4~0_combout  & (\datapath|mux5E2|Mux4~4_combout )))) # (!\control|sel_mux5 [0] & 
// (((\datapath|mux5|Mux4~0_combout ))))

	.dataa(\datapath|mux5E2|Mux4~4_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\datapath|mux5|Mux4~0_combout ),
	.datad(\datapath|ula|result [3]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [3]));

cycloneii_lcell_comb \datapath|mux5E1|Mux4~0 (
// Equation(s):
// \datapath|mux5E1|Mux4~0_combout  = (\datapath|R1|data_out [3] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [3]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux4~1 (
// Equation(s):
// \datapath|mux5E1|Mux4~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux4~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux4~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux4~1_combout ),
	.datab(\datapath|mux5E1|Mux4~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux4 (
// Equation(s):
// \datapath|mux5E1|Mux4~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux4~1_combout  & ((\datapath|R2|data_out [3]))) # (!\datapath|mux5E1|Mux4~1_combout  & (\datapath|R3|data_out [3])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux4~1_combout ))))

	.dataa(\datapath|R3|data_out [3]),
	.datab(\datapath|R2|data_out [3]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~6 (
// Equation(s):
// \datapath|ula|ShiftLeft0~6_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux5~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux4~combout )))

	.dataa(\datapath|mux5E1|Mux5~combout ),
	.datab(\datapath|mux5E1|Mux4~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~6 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~6 (
// Equation(s):
// \datapath|compa|Equal0~6_combout  = \datapath|mux5E2|Mux2~7_combout  $ (\datapath|mux5E1|Mux2~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux2~7_combout ),
	.datad(\datapath|mux5E1|Mux2~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~6 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~10 (
// Equation(s):
// \datapath|ula|Mux5~10_combout  = (\datapath|ula|Mux5~7_combout  & ((\datapath|ula|Mux5~6_combout  & ((\datapath|compa|Equal0~6_combout ))) # (!\datapath|ula|Mux5~6_combout  & (\datapath|ula|ShiftLeft0~2_combout )))) # (!\datapath|ula|Mux5~7_combout  & 
// (((\datapath|ula|Mux5~6_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~2_combout ),
	.datab(\datapath|compa|Equal0~6_combout ),
	.datac(\datapath|ula|Mux5~7_combout ),
	.datad(\datapath|ula|Mux5~6_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~10 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~11 (
// Equation(s):
// \datapath|ula|Mux5~11_combout  = (\datapath|ula|Mux5~5_combout  & (((\datapath|ula|Mux5~10_combout )))) # (!\datapath|ula|Mux5~5_combout  & ((\datapath|ula|Mux5~10_combout  & ((\datapath|ula|ShiftLeft0~6_combout ))) # (!\datapath|ula|Mux5~10_combout  & 
// (\datapath|ula|ShiftLeft0~9_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~9_combout ),
	.datab(\datapath|ula|ShiftLeft0~6_combout ),
	.datac(\datapath|ula|Mux5~5_combout ),
	.datad(\datapath|ula|Mux5~10_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~11 .lut_mask = 16'hFC0A;
defparam \datapath|ula|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~12 (
// Equation(s):
// \datapath|ula|Mux5~12_combout  = (\datapath|ula|Mux5~4_combout  & ((\datapath|ula|Mux5~9_combout  & ((\datapath|ula|Mux5~11_combout ))) # (!\datapath|ula|Mux5~9_combout  & (\datapath|ula|Add0~18_combout )))) # (!\datapath|ula|Mux5~4_combout  & 
// (((\datapath|ula|Mux5~9_combout ))))

	.dataa(\datapath|ula|Add0~18_combout ),
	.datab(\datapath|ula|Mux5~4_combout ),
	.datac(\datapath|ula|Mux5~9_combout ),
	.datad(\datapath|ula|Mux5~11_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~12 .lut_mask = 16'hF838;
defparam \datapath|ula|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5~13 (
// Equation(s):
// \datapath|ula|Mux5~13_combout  = (\datapath|ula|Mux5~14_combout  & ((\datapath|ula|Mux5~8_combout  & (\datapath|ula|ShiftRight0~8_combout )) # (!\datapath|ula|Mux5~8_combout  & ((\datapath|ula|Mux5~12_combout ))))) # (!\datapath|ula|Mux5~14_combout  & 
// (((!\datapath|ula|Mux5~8_combout ))))

	.dataa(\datapath|ula|ShiftRight0~8_combout ),
	.datab(\datapath|ula|Mux5~12_combout ),
	.datac(\datapath|ula|Mux5~14_combout ),
	.datad(\datapath|ula|Mux5~8_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5~13 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux5 (
// Equation(s):
// \datapath|ula|Mux5~combout  = (\datapath|ula|Mux5~2_combout  & (\datapath|mux5E1|Mux2~combout  & ((\datapath|mux5E2|Mux2~7_combout ) # (\datapath|ula|Mux5~13_combout )))) # (!\datapath|ula|Mux5~2_combout  & (((\datapath|ula|Mux5~13_combout ))))

	.dataa(\datapath|mux5E2|Mux2~7_combout ),
	.datab(\datapath|ula|Mux5~13_combout ),
	.datac(\datapath|ula|Mux5~2_combout ),
	.datad(\datapath|mux5E1|Mux2~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux5 .lut_mask = 16'hEC0C;
defparam \datapath|ula|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[5] (
// Equation(s):
// \datapath|ula|result [5] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [5]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux5~combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux5~combout ),
	.datac(\datapath|ula|result [5]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [5]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[5] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux2~1 (
// Equation(s):
// \datapath|mux5|Mux2~1_combout  = (\control|sel_mux5 [0] & ((\datapath|mux5|Mux2~0_combout  & ((\datapath|ula|result [5]))) # (!\datapath|mux5|Mux2~0_combout  & (\datapath|mux5E2|Mux2~7_combout )))) # (!\control|sel_mux5 [0] & 
// (((\datapath|mux5|Mux2~0_combout ))))

	.dataa(\datapath|mux5E2|Mux2~7_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\datapath|mux5|Mux2~0_combout ),
	.datad(\datapath|ula|result [5]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [5]));

cycloneii_lcell_comb \datapath|mux5E1|Mux2~0 (
// Equation(s):
// \datapath|mux5E1|Mux2~0_combout  = (\datapath|R1|data_out [5] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [5]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux2~1 (
// Equation(s):
// \datapath|mux5E1|Mux2~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux2~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux2~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux2~1_combout ),
	.datab(\datapath|mux5E1|Mux2~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux2 (
// Equation(s):
// \datapath|mux5E1|Mux2~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux2~1_combout  & ((\datapath|R2|data_out [5]))) # (!\datapath|mux5E1|Mux2~1_combout  & (\datapath|R3|data_out [5])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux2~1_combout ))))

	.dataa(\datapath|R3|data_out [5]),
	.datab(\datapath|R2|data_out [5]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|ShiftLeft0~9 (
// Equation(s):
// \datapath|ula|ShiftLeft0~9_combout  = (\datapath|mux5E2|Mux7~4_combout  & (\datapath|mux5E1|Mux3~combout )) # (!\datapath|mux5E2|Mux7~4_combout  & ((\datapath|mux5E1|Mux2~combout )))

	.dataa(\datapath|mux5E1|Mux3~combout ),
	.datab(\datapath|mux5E1|Mux2~combout ),
	.datac(vcc),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|ShiftLeft0~9 .lut_mask = 16'hAACC;
defparam \datapath|ula|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~8 (
// Equation(s):
// \datapath|compa|Equal0~8_combout  = \datapath|mux5E2|Mux0~4_combout  $ (\datapath|mux5E1|Mux0~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux0~4_combout ),
	.datad(\datapath|mux5E1|Mux0~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~8 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7~1 (
// Equation(s):
// \datapath|ula|Mux7~1_combout  = (\datapath|ula|Mux5~7_combout  & ((\datapath|ula|Mux5~6_combout  & ((\datapath|compa|Equal0~8_combout ))) # (!\datapath|ula|Mux5~6_combout  & (\datapath|ula|ShiftLeft0~7_combout )))) # (!\datapath|ula|Mux5~7_combout  & 
// (((\datapath|ula|Mux5~6_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~7_combout ),
	.datab(\datapath|compa|Equal0~8_combout ),
	.datac(\datapath|ula|Mux5~7_combout ),
	.datad(\datapath|ula|Mux5~6_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7~1 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7~2 (
// Equation(s):
// \datapath|ula|Mux7~2_combout  = (\datapath|ula|Mux5~5_combout  & (((\datapath|ula|Mux7~1_combout )))) # (!\datapath|ula|Mux5~5_combout  & ((\datapath|ula|Mux7~1_combout  & ((\datapath|ula|ShiftLeft0~9_combout ))) # (!\datapath|ula|Mux7~1_combout  & 
// (\datapath|mux5E1|Mux1~combout ))))

	.dataa(\datapath|mux5E1|Mux1~combout ),
	.datab(\datapath|ula|ShiftLeft0~9_combout ),
	.datac(\datapath|ula|Mux5~5_combout ),
	.datad(\datapath|ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7~2 .lut_mask = 16'hFC0A;
defparam \datapath|ula|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7~3 (
// Equation(s):
// \datapath|ula|Mux7~3_combout  = (\datapath|ula|Mux5~4_combout  & ((\datapath|ula|Mux7~0_combout  & ((\datapath|ula|Mux7~2_combout ))) # (!\datapath|ula|Mux7~0_combout  & (\datapath|ula|Add0~24_combout )))) # (!\datapath|ula|Mux5~4_combout  & 
// (((\datapath|ula|Mux7~0_combout ))))

	.dataa(\datapath|ula|Add0~24_combout ),
	.datab(\datapath|ula|Mux5~4_combout ),
	.datac(\datapath|ula|Mux7~0_combout ),
	.datad(\datapath|ula|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7~3 .lut_mask = 16'hF838;
defparam \datapath|ula|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7~4 (
// Equation(s):
// \datapath|ula|Mux7~4_combout  = (\datapath|ula|Mux6~9_combout  & (\datapath|mux5E1|Mux0~combout  & ((\datapath|ula|ShiftLeft0~0_combout ) # (!\datapath|ula|Mux6~13_combout )))) # (!\datapath|ula|Mux6~9_combout  & (((!\datapath|ula|Mux6~13_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~0_combout ),
	.datab(\datapath|ula|Mux6~13_combout ),
	.datac(\datapath|ula|Mux6~9_combout ),
	.datad(\datapath|mux5E1|Mux0~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7~4 .lut_mask = 16'hB303;
defparam \datapath|ula|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux7 (
// Equation(s):
// \datapath|ula|Mux7~combout  = (\datapath|ula|Mux6~8_combout  & ((\datapath|ula|Mux7~4_combout  & ((\datapath|ula|Mux7~3_combout ))) # (!\datapath|ula|Mux7~4_combout  & (\datapath|ula|result~0_combout )))) # (!\datapath|ula|Mux6~8_combout  & 
// (((\datapath|ula|Mux7~4_combout ))))

	.dataa(\datapath|ula|result~0_combout ),
	.datab(\datapath|ula|Mux7~3_combout ),
	.datac(\datapath|ula|Mux6~8_combout ),
	.datad(\datapath|ula|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux7 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[7] (
// Equation(s):
// \datapath|ula|result [7] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [7]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux7~combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux7~combout ),
	.datac(\datapath|ula|result [7]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [7]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[7] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux0~1 (
// Equation(s):
// \datapath|mux5|Mux0~1_combout  = (\control|sel_mux5 [0] & ((\datapath|mux5|Mux0~0_combout  & ((\datapath|ula|result [7]))) # (!\datapath|mux5|Mux0~0_combout  & (\datapath|mux5E2|Mux0~4_combout )))) # (!\control|sel_mux5 [0] & 
// (((\datapath|mux5|Mux0~0_combout ))))

	.dataa(\datapath|mux5E2|Mux0~4_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\datapath|mux5|Mux0~0_combout ),
	.datad(\datapath|ula|result [7]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [7]));

cycloneii_lcell_comb \datapath|mux5E1|Mux0~0 (
// Equation(s):
// \datapath|mux5E1|Mux0~0_combout  = (\datapath|R1|data_out [7] & \control|sel_5e1 [0])

	.dataa(\datapath|R1|data_out [7]),
	.datab(\control|sel_5e1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0~0 .lut_mask = 16'h8888;
defparam \datapath|mux5E1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux0~1 (
// Equation(s):
// \datapath|mux5E1|Mux0~1_combout  = (\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~2_combout  & (\datapath|mux5|Mux0~1_combout )) # (!\datapath|mux5E1|Mux1~2_combout  & ((\datapath|mux5E1|Mux0~0_combout ))))) # 
// (!\datapath|mux5E1|Mux1~1_combout  & (((!\datapath|mux5E1|Mux1~2_combout ))))

	.dataa(\datapath|mux5|Mux0~1_combout ),
	.datab(\datapath|mux5E1|Mux0~0_combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0~1 .lut_mask = 16'hA0CF;
defparam \datapath|mux5E1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux0 (
// Equation(s):
// \datapath|mux5E1|Mux0~combout  = (\datapath|mux5E1|Mux1~0_combout  & ((\datapath|mux5E1|Mux0~1_combout  & ((\datapath|R2|data_out [7]))) # (!\datapath|mux5E1|Mux0~1_combout  & (\datapath|R3|data_out [7])))) # (!\datapath|mux5E1|Mux1~0_combout  & 
// (((\datapath|mux5E1|Mux0~1_combout ))))

	.dataa(\datapath|R3|data_out [7]),
	.datab(\datapath|R2|data_out [7]),
	.datac(\datapath|mux5E1|Mux1~0_combout ),
	.datad(\datapath|mux5E1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E1|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~1 (
// Equation(s):
// \datapath|compa|LessThan0~1_cout  = CARRY((!\datapath|mux5E2|Mux7~4_combout  & \datapath|mux5E1|Mux7~combout ))

	.dataa(\datapath|mux5E2|Mux7~4_combout ),
	.datab(\datapath|mux5E1|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~1 .lut_mask = 16'h0044;
defparam \datapath|compa|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~3 (
// Equation(s):
// \datapath|compa|LessThan0~3_cout  = CARRY((\datapath|mux5E2|Mux6~4_combout  & ((!\datapath|compa|LessThan0~1_cout ) # (!\datapath|mux5E1|Mux6~combout ))) # (!\datapath|mux5E2|Mux6~4_combout  & (!\datapath|mux5E1|Mux6~combout  & 
// !\datapath|compa|LessThan0~1_cout )))

	.dataa(\datapath|mux5E2|Mux6~4_combout ),
	.datab(\datapath|mux5E1|Mux6~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~5 (
// Equation(s):
// \datapath|compa|LessThan0~5_cout  = CARRY((\datapath|mux5E2|Mux5~4_combout  & (\datapath|mux5E1|Mux5~combout  & !\datapath|compa|LessThan0~3_cout )) # (!\datapath|mux5E2|Mux5~4_combout  & ((\datapath|mux5E1|Mux5~combout ) # 
// (!\datapath|compa|LessThan0~3_cout ))))

	.dataa(\datapath|mux5E2|Mux5~4_combout ),
	.datab(\datapath|mux5E1|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~7 (
// Equation(s):
// \datapath|compa|LessThan0~7_cout  = CARRY((\datapath|mux5E2|Mux4~4_combout  & ((!\datapath|compa|LessThan0~5_cout ) # (!\datapath|mux5E1|Mux4~combout ))) # (!\datapath|mux5E2|Mux4~4_combout  & (!\datapath|mux5E1|Mux4~combout  & 
// !\datapath|compa|LessThan0~5_cout )))

	.dataa(\datapath|mux5E2|Mux4~4_combout ),
	.datab(\datapath|mux5E1|Mux4~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~7 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~9 (
// Equation(s):
// \datapath|compa|LessThan0~9_cout  = CARRY((\datapath|mux5E2|Mux3~4_combout  & (\datapath|mux5E1|Mux3~combout  & !\datapath|compa|LessThan0~7_cout )) # (!\datapath|mux5E2|Mux3~4_combout  & ((\datapath|mux5E1|Mux3~combout ) # 
// (!\datapath|compa|LessThan0~7_cout ))))

	.dataa(\datapath|mux5E2|Mux3~4_combout ),
	.datab(\datapath|mux5E1|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~11 (
// Equation(s):
// \datapath|compa|LessThan0~11_cout  = CARRY((\datapath|mux5E2|Mux2~7_combout  & ((!\datapath|compa|LessThan0~9_cout ) # (!\datapath|mux5E1|Mux2~combout ))) # (!\datapath|mux5E2|Mux2~7_combout  & (!\datapath|mux5E1|Mux2~combout  & 
// !\datapath|compa|LessThan0~9_cout )))

	.dataa(\datapath|mux5E2|Mux2~7_combout ),
	.datab(\datapath|mux5E1|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~13 (
// Equation(s):
// \datapath|compa|LessThan0~13_cout  = CARRY((\datapath|mux5E2|Mux1~4_combout  & (\datapath|mux5E1|Mux1~combout  & !\datapath|compa|LessThan0~11_cout )) # (!\datapath|mux5E2|Mux1~4_combout  & ((\datapath|mux5E1|Mux1~combout ) # 
// (!\datapath|compa|LessThan0~11_cout ))))

	.dataa(\datapath|mux5E2|Mux1~4_combout ),
	.datab(\datapath|mux5E1|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~13 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~14 (
// Equation(s):
// \datapath|compa|LessThan0~14_combout  = (\datapath|mux5E2|Mux0~4_combout  & (\datapath|mux5E1|Mux0~combout  & \datapath|compa|LessThan0~13_cout )) # (!\datapath|mux5E2|Mux0~4_combout  & ((\datapath|mux5E1|Mux0~combout ) # 
// (\datapath|compa|LessThan0~13_cout )))

	.dataa(\datapath|mux5E2|Mux0~4_combout ),
	.datab(\datapath|mux5E1|Mux0~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~13_cout ),
	.combout(\datapath|compa|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \datapath|compa|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|comp[1] (
// Equation(s):
// \control|comp [1] = (\control|pstate.exe_cmp~regout  & (\datapath|compa|LessThan0~14_combout )) # (!\control|pstate.exe_cmp~regout  & ((\control|comp [1])))

	.dataa(vcc),
	.datab(\datapath|compa|LessThan0~14_combout ),
	.datac(\control|comp [1]),
	.datad(\control|pstate.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|comp [1]),
	.cout());
// synopsys translate_off
defparam \control|comp[1] .lut_mask = 16'hCCF0;
defparam \control|comp[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~1 (
// Equation(s):
// \datapath|compa|LessThan1~1_cout  = CARRY((!\datapath|mux5E1|Mux7~combout  & \datapath|mux5E2|Mux7~4_combout ))

	.dataa(\datapath|mux5E1|Mux7~combout ),
	.datab(\datapath|mux5E2|Mux7~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan1~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~1 .lut_mask = 16'h0044;
defparam \datapath|compa|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~3 (
// Equation(s):
// \datapath|compa|LessThan1~3_cout  = CARRY((\datapath|mux5E1|Mux6~combout  & ((!\datapath|compa|LessThan1~1_cout ) # (!\datapath|mux5E2|Mux6~4_combout ))) # (!\datapath|mux5E1|Mux6~combout  & (!\datapath|mux5E2|Mux6~4_combout  & 
// !\datapath|compa|LessThan1~1_cout )))

	.dataa(\datapath|mux5E1|Mux6~combout ),
	.datab(\datapath|mux5E2|Mux6~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~3 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~5 (
// Equation(s):
// \datapath|compa|LessThan1~5_cout  = CARRY((\datapath|mux5E1|Mux5~combout  & (\datapath|mux5E2|Mux5~4_combout  & !\datapath|compa|LessThan1~3_cout )) # (!\datapath|mux5E1|Mux5~combout  & ((\datapath|mux5E2|Mux5~4_combout ) # 
// (!\datapath|compa|LessThan1~3_cout ))))

	.dataa(\datapath|mux5E1|Mux5~combout ),
	.datab(\datapath|mux5E2|Mux5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~7 (
// Equation(s):
// \datapath|compa|LessThan1~7_cout  = CARRY((\datapath|mux5E1|Mux4~combout  & ((!\datapath|compa|LessThan1~5_cout ) # (!\datapath|mux5E2|Mux4~4_combout ))) # (!\datapath|mux5E1|Mux4~combout  & (!\datapath|mux5E2|Mux4~4_combout  & 
// !\datapath|compa|LessThan1~5_cout )))

	.dataa(\datapath|mux5E1|Mux4~combout ),
	.datab(\datapath|mux5E2|Mux4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~7 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~9 (
// Equation(s):
// \datapath|compa|LessThan1~9_cout  = CARRY((\datapath|mux5E1|Mux3~combout  & (\datapath|mux5E2|Mux3~4_combout  & !\datapath|compa|LessThan1~7_cout )) # (!\datapath|mux5E1|Mux3~combout  & ((\datapath|mux5E2|Mux3~4_combout ) # 
// (!\datapath|compa|LessThan1~7_cout ))))

	.dataa(\datapath|mux5E1|Mux3~combout ),
	.datab(\datapath|mux5E2|Mux3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~11 (
// Equation(s):
// \datapath|compa|LessThan1~11_cout  = CARRY((\datapath|mux5E1|Mux2~combout  & ((!\datapath|compa|LessThan1~9_cout ) # (!\datapath|mux5E2|Mux2~7_combout ))) # (!\datapath|mux5E1|Mux2~combout  & (!\datapath|mux5E2|Mux2~7_combout  & 
// !\datapath|compa|LessThan1~9_cout )))

	.dataa(\datapath|mux5E1|Mux2~combout ),
	.datab(\datapath|mux5E2|Mux2~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~11 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~13 (
// Equation(s):
// \datapath|compa|LessThan1~13_cout  = CARRY((\datapath|mux5E1|Mux1~combout  & (\datapath|mux5E2|Mux1~4_combout  & !\datapath|compa|LessThan1~11_cout )) # (!\datapath|mux5E1|Mux1~combout  & ((\datapath|mux5E2|Mux1~4_combout ) # 
// (!\datapath|compa|LessThan1~11_cout ))))

	.dataa(\datapath|mux5E1|Mux1~combout ),
	.datab(\datapath|mux5E2|Mux1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~13 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~14 (
// Equation(s):
// \datapath|compa|LessThan1~14_combout  = (\datapath|mux5E1|Mux0~combout  & (\datapath|mux5E2|Mux0~4_combout  & \datapath|compa|LessThan1~13_cout )) # (!\datapath|mux5E1|Mux0~combout  & ((\datapath|mux5E2|Mux0~4_combout ) # 
// (\datapath|compa|LessThan1~13_cout )))

	.dataa(\datapath|mux5E1|Mux0~combout ),
	.datab(\datapath|mux5E2|Mux0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~13_cout ),
	.combout(\datapath|compa|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan1~14 .lut_mask = 16'hD4D4;
defparam \datapath|compa|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|comp[2] (
// Equation(s):
// \control|comp [2] = (\control|pstate.exe_cmp~regout  & (\datapath|compa|LessThan1~14_combout )) # (!\control|pstate.exe_cmp~regout  & ((\control|comp [2])))

	.dataa(vcc),
	.datab(\datapath|compa|LessThan1~14_combout ),
	.datac(\control|comp [2]),
	.datad(\control|pstate.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|comp [2]),
	.cout());
// synopsys translate_off
defparam \control|comp[2] .lut_mask = 16'hCCF0;
defparam \control|comp[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pc_ld~0 (
// Equation(s):
// \control|pc_ld~0_combout  = (\control|comp [0] & (!\datapath|IR|data_out [12] & (!\control|comp [1] & !\control|comp [2])))

	.dataa(\control|comp [0]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|comp [1]),
	.datad(\control|comp [2]),
	.cin(gnd),
	.combout(\control|pc_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld~0 .lut_mask = 16'h0002;
defparam \control|pc_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~7 (
// Equation(s):
// \datapath|compa|Equal0~7_combout  = \datapath|mux5E2|Mux1~4_combout  $ (\datapath|mux5E1|Mux1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux1~4_combout ),
	.datad(\datapath|mux5E1|Mux1~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~7 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~9 (
// Equation(s):
// \datapath|compa|Equal0~9_combout  = (!\datapath|compa|Equal0~5_combout  & (!\datapath|compa|Equal0~6_combout  & (!\datapath|compa|Equal0~7_combout  & !\datapath|compa|Equal0~8_combout )))

	.dataa(\datapath|compa|Equal0~5_combout ),
	.datab(\datapath|compa|Equal0~6_combout ),
	.datac(\datapath|compa|Equal0~7_combout ),
	.datad(\datapath|compa|Equal0~8_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~9 .lut_mask = 16'h0001;
defparam \datapath|compa|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~10 (
// Equation(s):
// \datapath|compa|Equal0~10_combout  = (\datapath|compa|Equal0~4_combout  & \datapath|compa|Equal0~9_combout )

	.dataa(\datapath|compa|Equal0~4_combout ),
	.datab(\datapath|compa|Equal0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~10 .lut_mask = 16'h8888;
defparam \datapath|compa|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|comp[0] (
// Equation(s):
// \control|comp [0] = (\control|pstate.exe_cmp~regout  & (\datapath|compa|Equal0~10_combout )) # (!\control|pstate.exe_cmp~regout  & ((\control|comp [0])))

	.dataa(vcc),
	.datab(\datapath|compa|Equal0~10_combout ),
	.datac(\control|comp [0]),
	.datad(\control|pstate.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|comp [0]),
	.cout());
// synopsys translate_off
defparam \control|comp[0] .lut_mask = 16'hCCF0;
defparam \control|comp[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pc_ld~1 (
// Equation(s):
// \control|pc_ld~1_combout  = (\control|comp [1] & (!\control|comp [0] & !\control|comp [2]))

	.dataa(\control|comp [1]),
	.datab(vcc),
	.datac(\control|comp [0]),
	.datad(\control|comp [2]),
	.cin(gnd),
	.combout(\control|pc_ld~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld~1 .lut_mask = 16'h000A;
defparam \control|pc_ld~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal24~0 (
// Equation(s):
// \control|Equal24~0_combout  = (\control|comp [0]) # ((\control|comp [1]) # (!\control|comp [2]))

	.dataa(\control|comp [0]),
	.datab(\control|comp [1]),
	.datac(vcc),
	.datad(\control|comp [2]),
	.cin(gnd),
	.combout(\control|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal24~0 .lut_mask = 16'hEEFF;
defparam \control|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pc_ld~2 (
// Equation(s):
// \control|pc_ld~2_combout  = (\datapath|IR|data_out [12] & ((\datapath|IR|data_out [11] & ((!\control|Equal24~0_combout ))) # (!\datapath|IR|data_out [11] & (\control|pc_ld~1_combout )))) # (!\datapath|IR|data_out [12] & (((!\datapath|IR|data_out [11]))))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\control|pc_ld~1_combout ),
	.datac(\control|Equal24~0_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|pc_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld~2 .lut_mask = 16'h0ADD;
defparam \control|pc_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector5~0 (
// Equation(s):
// \control|Selector5~0_combout  = (\control|pstate.fetch~regout ) # ((\control|state.exe_goto~0_combout  & ((\control|pc_ld~0_combout ) # (\control|pc_ld~2_combout ))))

	.dataa(\control|pstate.fetch~regout ),
	.datab(\control|state.exe_goto~0_combout ),
	.datac(\control|pc_ld~0_combout ),
	.datad(\control|pc_ld~2_combout ),
	.cin(gnd),
	.combout(\control|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~0 .lut_mask = 16'hEEEA;
defparam \control|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = (\control|pstate.exe_cjmp~regout ) # ((\control|pstate.exe_jmpl~regout ) # ((\control|pstate.exe_jmph~regout ) # (!\control|WideOr2~0_combout )))

	.dataa(\control|pstate.exe_cjmp~regout ),
	.datab(\control|pstate.exe_jmpl~regout ),
	.datac(\control|pstate.exe_jmph~regout ),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~0 .lut_mask = 16'hFEFF;
defparam \control|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pc_ld (
// Equation(s):
// \control|pc_ld~combout  = (\control|WideOr12~0_combout  & (\control|Selector5~0_combout )) # (!\control|WideOr12~0_combout  & ((\control|pc_ld~combout )))

	.dataa(vcc),
	.datab(\control|Selector5~0_combout ),
	.datac(\control|pc_ld~combout ),
	.datad(\control|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\control|pc_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld .lut_mask = 16'hCCF0;
defparam \control|pc_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[4]~18_combout ),
	.sdata(\control|mux2_in1 [4]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [4]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[12] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [12]));

cycloneii_lcell_comb \control|state.exe_rst~13 (
// Equation(s):
// \control|state.exe_rst~13_combout  = (\control|state.exe_rst~3_combout  & (!\datapath|IR|data_out [11] & (\control|pstate.decode~regout  & \datapath|IR|data_out [12])))

	.dataa(\control|state.exe_rst~3_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|pstate.decode~regout ),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_rst~13_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_rst~13 .lut_mask = 16'h2000;
defparam \control|state.exe_rst~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_rst (
	.clk(\clk~combout ),
	.datain(\control|state.exe_rst~13_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_rst~regout ));

cycloneii_lcell_ff \control|pstate.reset (
	.clk(\clk~combout ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.reset~regout ));

cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = (\control|pstate.exe_rst~regout ) # (!\control|pstate.reset~regout )

	.dataa(\control|pstate.exe_rst~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|pstate.reset~regout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'hAAFF;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|ctrl_reset (
// Equation(s):
// \control|ctrl_reset~combout  = (\control|WideOr1~0_combout  & (\control|pstate.exe_rst~regout )) # (!\control|WideOr1~0_combout  & ((\control|ctrl_reset~combout )))

	.dataa(vcc),
	.datab(\control|pstate.exe_rst~regout ),
	.datac(\control|ctrl_reset~combout ),
	.datad(\control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\control|ctrl_reset~combout ),
	.cout());
// synopsys translate_off
defparam \control|ctrl_reset .lut_mask = 16'hCCF0;
defparam \control|ctrl_reset .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb signal_rst(
// Equation(s):
// \signal_rst~combout  = (\rst~combout ) # (\control|ctrl_reset~combout )

	.dataa(\rst~combout ),
	.datab(\control|ctrl_reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\signal_rst~combout ),
	.cout());
// synopsys translate_off
defparam signal_rst.lut_mask = 16'hEEEE;
defparam signal_rst.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[3]~16_combout ),
	.sdata(\control|mux2_in1 [3]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [3]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[14] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [14]));

cycloneii_lcell_comb \control|state~0 (
// Equation(s):
// \control|state~0_combout  = (!\datapath|IR|data_out [14] & ((\datapath|IR|data_out [15]) # ((\datapath|IR|data_out [11] & \datapath|IR|data_out [12]))))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\datapath|IR|data_out [14]),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~0 .lut_mask = 16'h3222;
defparam \control|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state~1 (
// Equation(s):
// \control|state~1_combout  = (\datapath|IR|data_out [13] & \control|state~0_combout )

	.dataa(\datapath|IR|data_out [13]),
	.datab(\control|state~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~1 .lut_mask = 16'h8888;
defparam \control|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pstate.fetch~_wirecell (
// Equation(s):
// \control|pstate.fetch~_wirecell_combout  = !\control|pstate.fetch~regout 

	.dataa(\control|pstate.fetch~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|pstate.fetch~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control|pstate.fetch~_wirecell .lut_mask = 16'h5555;
defparam \control|pstate.fetch~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.fetch (
	.clk(\clk~combout ),
	.datain(\control|state~1_combout ),
	.sdata(\control|pstate.fetch~_wirecell_combout ),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|pstate.decode~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.fetch~regout ));

cycloneii_lcell_ff \control|pstate.decode (
	.clk(\clk~combout ),
	.datain(\control|pstate.fetch~regout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.decode~regout ));

cycloneii_lcell_comb \control|state.exe_goto~0 (
// Equation(s):
// \control|state.exe_goto~0_combout  = (\datapath|IR|data_out [15] & (\control|pstate.decode~regout  & (!\datapath|IR|data_out [13] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\control|pstate.decode~regout ),
	.datac(\datapath|IR|data_out [13]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|state.exe_goto~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_goto~0 .lut_mask = 16'h0008;
defparam \control|state.exe_goto~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[2] (
// Equation(s):
// \control|mux2_in1 [2] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[2]~5_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [2])))

	.dataa(vcc),
	.datab(\control|mux2_in1[2]~5_combout ),
	.datac(\control|mux2_in1 [2]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [2]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[2] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[2]~14_combout ),
	.sdata(\control|mux2_in1 [2]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [2]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[13] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [13]));

cycloneii_lcell_comb \control|mux2_in1[3]~3 (
// Equation(s):
// \control|mux2_in1[3]~3_combout  = (\datapath|IR|data_out [15] & (!\datapath|IR|data_out [14] & (\datapath|IR|data_out [11] $ (\datapath|IR|data_out [12]))))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\datapath|IR|data_out [14]),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|mux2_in1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3]~3 .lut_mask = 16'h0220;
defparam \control|mux2_in1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[1]~4 (
// Equation(s):
// \control|mux2_in1[1]~4_combout  = (\control|mux2_in1[3]~14_combout  & (\datapath|IR|data_out [2])) # (!\control|mux2_in1[3]~14_combout  & (((\datapath|IR|data_out [13]) # (!\control|mux2_in1[3]~3_combout ))))

	.dataa(\datapath|IR|data_out [2]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\control|mux2_in1[3]~3_combout ),
	.datad(\control|mux2_in1[3]~14_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[1]~4 .lut_mask = 16'hAACF;
defparam \control|mux2_in1[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[1] (
// Equation(s):
// \control|mux2_in1 [1] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[1]~4_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [1])))

	.dataa(vcc),
	.datab(\control|mux2_in1[1]~4_combout ),
	.datac(\control|mux2_in1 [1]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [1]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[1] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[1]~12_combout ),
	.sdata(\control|mux2_in1 [1]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [1]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[11] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [11]));

cycloneii_lcell_comb \control|Equal0~0 (
// Equation(s):
// \control|Equal0~0_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\datapath|IR|data_out [15] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [15]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~0 .lut_mask = 16'h0010;
defparam \control|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|pc_ld~3 (
// Equation(s):
// \control|pc_ld~3_combout  = (\control|comp [0] & (!\control|comp [1] & !\control|comp [2]))

	.dataa(\control|comp [0]),
	.datab(vcc),
	.datac(\control|comp [1]),
	.datad(\control|comp [2]),
	.cin(gnd),
	.combout(\control|pc_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld~3 .lut_mask = 16'h000A;
defparam \control|pc_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[3]~0 (
// Equation(s):
// \control|mux2_in1[3]~0_combout  = (\datapath|IR|data_out [11] & ((\control|Equal0~0_combout  & ((!\control|pc_ld~3_combout ))) # (!\control|Equal0~0_combout  & (\control|Equal24~0_combout )))) # (!\datapath|IR|data_out [11] & (\control|Equal24~0_combout 
// ))

	.dataa(\control|Equal24~0_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|Equal0~0_combout ),
	.datad(\control|pc_ld~3_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3]~0 .lut_mask = 16'h2AEA;
defparam \control|mux2_in1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[3]~13 (
// Equation(s):
// \control|mux2_in1[3]~13_combout  = (\control|Equal0~1_combout  & ((\datapath|IR|data_out [11] & (!\control|mux2_in1[3]~0_combout )) # (!\datapath|IR|data_out [11] & ((\control|pc_ld~1_combout ))))) # (!\control|Equal0~1_combout  & 
// (((!\control|mux2_in1[3]~0_combout ))))

	.dataa(\control|Equal0~1_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\control|mux2_in1[3]~0_combout ),
	.datad(\control|pc_ld~1_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3]~13 .lut_mask = 16'h2F0D;
defparam \control|mux2_in1[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[3]~14 (
// Equation(s):
// \control|mux2_in1[3]~14_combout  = (\control|mux2_in1[3]~13_combout ) # ((!\datapath|IR|data_out [11] & \control|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\control|mux2_in1[3]~13_combout ),
	.datac(\datapath|IR|data_out [11]),
	.datad(\control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3]~14 .lut_mask = 16'hCFCC;
defparam \control|mux2_in1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[0]~1 (
// Equation(s):
// \control|mux2_in1[0]~1_combout  = (\datapath|IR|data_out [1] & \control|mux2_in1[3]~14_combout )

	.dataa(\datapath|IR|data_out [1]),
	.datab(\control|mux2_in1[3]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mux2_in1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[0]~1 .lut_mask = 16'h8888;
defparam \control|mux2_in1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[0] (
// Equation(s):
// \control|mux2_in1 [0] = (\control|state.exe_goto~0_combout  & (\control|mux2_in1[0]~1_combout )) # (!\control|state.exe_goto~0_combout  & ((\control|mux2_in1 [0])))

	.dataa(vcc),
	.datab(\control|mux2_in1[0]~1_combout ),
	.datac(\control|mux2_in1 [0]),
	.datad(\control|state.exe_goto~0_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [0]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[0] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_out[0]~10_combout ),
	.sdata(\control|mux2_in1 [0]),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [0]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[10] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [10]));

cycloneii_lcell_comb \control|Equal36~0 (
// Equation(s):
// \control|Equal36~0_combout  = (\datapath|IR|data_out [9] & !\datapath|IR|data_out [10])

	.dataa(\datapath|IR|data_out [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal36~0 .lut_mask = 16'h00AA;
defparam \control|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector22~0 (
// Equation(s):
// \control|Selector22~0_combout  = (\control|pstate.exe_pinin~regout ) # (((\control|Equal36~0_combout  & !\control|WideOr9~0_combout )) # (!\control|WideOr26~0_combout ))

	.dataa(\control|pstate.exe_pinin~regout ),
	.datab(\control|Equal36~0_combout ),
	.datac(\control|WideOr9~0_combout ),
	.datad(\control|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\control|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector22~0 .lut_mask = 16'hAEFF;
defparam \control|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_mux5[1] (
// Equation(s):
// \control|sel_mux5 [1] = (\control|Selector32~4_combout  & (\control|Selector22~0_combout )) # (!\control|Selector32~4_combout  & ((\control|sel_mux5 [1])))

	.dataa(vcc),
	.datab(\control|Selector22~0_combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|Selector32~4_combout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[1] .lut_mask = 16'hCCF0;
defparam \control|sel_mux5[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux7~4_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux7~0 (
// Equation(s):
// \datapath|mux5|Mux7~0_combout  = (\control|sel_mux5 [1] & (((\control|sel_mux5 [0])))) # (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mux5E2|Mux7~4_combout )) # (!\control|sel_mux5 [0] & 
// ((\datapath|mem|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\control|sel_mux5 [1]),
	.datab(\datapath|mux5E2|Mux7~4_combout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~0 .lut_mask = 16'hE5E0;
defparam \datapath|mux5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux1~4 (
// Equation(s):
// \datapath|ula|Mux1~4_combout  = (!\control|alu_sel [3] & (!\control|alu_sel [2] & ((\control|alu_sel [0]) # (!\control|alu_sel [1]))))

	.dataa(\control|alu_sel [0]),
	.datab(\control|alu_sel [1]),
	.datac(\control|alu_sel [3]),
	.datad(\control|alu_sel [2]),
	.cin(gnd),
	.combout(\datapath|ula|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux1~4 .lut_mask = 16'h000B;
defparam \datapath|ula|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~0 (
// Equation(s):
// \datapath|compa|Equal0~0_combout  = \datapath|mux5E2|Mux7~4_combout  $ (\datapath|mux5E1|Mux7~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|mux5E2|Mux7~4_combout ),
	.datad(\datapath|mux5E1|Mux7~combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~0 .lut_mask = 16'h0FF0;
defparam \datapath|compa|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~0 (
// Equation(s):
// \datapath|ula|Mux0~0_combout  = (\control|alu_sel [0] & (((\control|alu_sel [1]) # (!\datapath|mux5E2|Mux7~4_combout )))) # (!\control|alu_sel [0] & (!\control|alu_sel [1] & ((\datapath|mux5E1|Mux7~combout ) # (\datapath|mux5E2|Mux7~4_combout ))))

	.dataa(\datapath|mux5E1|Mux7~combout ),
	.datab(\control|alu_sel [0]),
	.datac(\control|alu_sel [1]),
	.datad(\datapath|mux5E2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~0 .lut_mask = 16'hC3CE;
defparam \datapath|ula|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~1 (
// Equation(s):
// \datapath|ula|Mux0~1_combout  = (\datapath|ula|Mux1~6_combout  & ((\datapath|ula|Mux0~0_combout  & ((\datapath|compa|Equal0~0_combout ))) # (!\datapath|ula|Mux0~0_combout  & (\datapath|ula|ShiftLeft0~1_combout )))) # (!\datapath|ula|Mux1~6_combout  & 
// (((\datapath|ula|Mux0~0_combout ))))

	.dataa(\datapath|ula|ShiftLeft0~1_combout ),
	.datab(\datapath|compa|Equal0~0_combout ),
	.datac(\datapath|ula|Mux1~6_combout ),
	.datad(\datapath|ula|Mux0~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~1 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~2 (
// Equation(s):
// \datapath|ula|Mux0~2_combout  = (\datapath|ula|Mux1~8_combout  & ((\datapath|ula|Mux1~7_combout  & (\datapath|ula|ShiftRight0~5_combout )) # (!\datapath|ula|Mux1~7_combout  & ((\datapath|ula|Mux0~1_combout ))))) # (!\datapath|ula|Mux1~8_combout  & 
// (((!\datapath|ula|Mux1~7_combout ))))

	.dataa(\datapath|ula|ShiftRight0~5_combout ),
	.datab(\datapath|ula|Mux0~1_combout ),
	.datac(\datapath|ula|Mux1~8_combout ),
	.datad(\datapath|ula|Mux1~7_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~2 .lut_mask = 16'hA0CF;
defparam \datapath|ula|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~3 (
// Equation(s):
// \datapath|ula|Mux0~3_combout  = (\datapath|ula|Mux1~3_combout  & ((\datapath|ula|Mux0~2_combout  & ((\datapath|mux5E1|Mux6~combout ))) # (!\datapath|ula|Mux0~2_combout  & (\datapath|ula|ShiftRight0~2_combout )))) # (!\datapath|ula|Mux1~3_combout  & 
// (((\datapath|ula|Mux0~2_combout ))))

	.dataa(\datapath|ula|ShiftRight0~2_combout ),
	.datab(\datapath|mux5E1|Mux6~combout ),
	.datac(\datapath|ula|Mux1~3_combout ),
	.datad(\datapath|ula|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~3 .lut_mask = 16'hCFA0;
defparam \datapath|ula|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~4 (
// Equation(s):
// \datapath|ula|Mux0~4_combout  = (\datapath|ula|Mux1~16_combout  & (((\datapath|ula|Mux1~4_combout )))) # (!\datapath|ula|Mux1~16_combout  & ((\datapath|ula|Mux1~4_combout  & (\datapath|ula|Add0~3_combout )) # (!\datapath|ula|Mux1~4_combout  & 
// ((\datapath|ula|Mux0~3_combout )))))

	.dataa(\datapath|ula|Mux1~16_combout ),
	.datab(\datapath|ula|Add0~3_combout ),
	.datac(\datapath|ula|Mux1~4_combout ),
	.datad(\datapath|ula|Mux0~3_combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~4 .lut_mask = 16'hE5E0;
defparam \datapath|ula|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|Mux0~5 (
// Equation(s):
// \datapath|ula|Mux0~5_combout  = (\datapath|ula|Mux1~16_combout  & (\datapath|mux5E1|Mux7~combout  & ((\datapath|mux5E2|Mux7~4_combout ) # (!\datapath|ula|Mux0~4_combout )))) # (!\datapath|ula|Mux1~16_combout  & (((\datapath|ula|Mux0~4_combout ))))

	.dataa(\datapath|mux5E2|Mux7~4_combout ),
	.datab(\datapath|ula|Mux0~4_combout ),
	.datac(\datapath|ula|Mux1~16_combout ),
	.datad(\datapath|mux5E1|Mux7~combout ),
	.cin(gnd),
	.combout(\datapath|ula|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ula|Mux0~5 .lut_mask = 16'hBC0C;
defparam \datapath|ula|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ula|result[0] (
// Equation(s):
// \datapath|ula|result [0] = (\datapath|ula|Mux8~0_combout  & ((\datapath|ula|result [0]))) # (!\datapath|ula|Mux8~0_combout  & (\datapath|ula|Mux0~5_combout ))

	.dataa(vcc),
	.datab(\datapath|ula|Mux0~5_combout ),
	.datac(\datapath|ula|result [0]),
	.datad(\datapath|ula|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath|ula|result [0]),
	.cout());
// synopsys translate_off
defparam \datapath|ula|result[0] .lut_mask = 16'hF0CC;
defparam \datapath|ula|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux7~1 (
// Equation(s):
// \datapath|mux5|Mux7~1_combout  = (\control|sel_mux5 [1] & ((\datapath|mux5|Mux7~0_combout  & ((\datapath|ula|result [0]))) # (!\datapath|mux5|Mux7~0_combout  & (\datapath|RIN|data_out [0])))) # (!\control|sel_mux5 [1] & (((\datapath|mux5|Mux7~0_combout 
// ))))

	.dataa(\datapath|RIN|data_out [0]),
	.datab(\control|sel_mux5 [1]),
	.datac(\datapath|mux5|Mux7~0_combout ),
	.datad(\datapath|ula|result [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~1 .lut_mask = 16'hF838;
defparam \datapath|mux5|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector50~0 (
// Equation(s):
// \control|Selector50~0_combout  = (\control|WideOr3~combout  & (((\datapath|IR|data_out [7] & !\datapath|IR|data_out [8])) # (!\control|WideOr2~0_combout )))

	.dataa(\control|WideOr3~combout ),
	.datab(\datapath|IR|data_out [7]),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector50~0 .lut_mask = 16'h08AA;
defparam \control|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector50~1 (
// Equation(s):
// \control|Selector50~1_combout  = (\control|Selector48~2_combout  & (((\control|Selector48~1_combout )))) # (!\control|Selector48~2_combout  & ((\control|Selector48~1_combout  & (\control|Equal36~0_combout )) # (!\control|Selector48~1_combout  & 
// ((\control|Selector50~0_combout )))))

	.dataa(\control|Selector48~2_combout ),
	.datab(\control|Equal36~0_combout ),
	.datac(\control|Selector48~1_combout ),
	.datad(\control|Selector50~0_combout ),
	.cin(gnd),
	.combout(\control|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector50~1 .lut_mask = 16'hE5E0;
defparam \control|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal40~0 (
// Equation(s):
// \control|Equal40~0_combout  = (\datapath|IR|data_out [5] & !\datapath|IR|data_out [6])

	.dataa(\datapath|IR|data_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [6]),
	.cin(gnd),
	.combout(\control|Equal40~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal40~0 .lut_mask = 16'h00AA;
defparam \control|Equal40~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector50~2 (
// Equation(s):
// \control|Selector50~2_combout  = (\control|Selector48~2_combout  & ((\control|Selector50~1_combout  & ((\control|Equal40~0_combout ))) # (!\control|Selector50~1_combout  & (\control|r1_ld~0_combout )))) # (!\control|Selector48~2_combout  & 
// (((\control|Selector50~1_combout ))))

	.dataa(\control|r1_ld~0_combout ),
	.datab(\control|Selector48~2_combout ),
	.datac(\control|Selector50~1_combout ),
	.datad(\control|Equal40~0_combout ),
	.cin(gnd),
	.combout(\control|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector50~2 .lut_mask = 16'hF838;
defparam \control|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|r1_ld (
// Equation(s):
// \control|r1_ld~combout  = (\control|Selector50~2_combout  & (\control|WideOr2~0_combout )) # (!\control|Selector50~2_combout  & ((\control|r1_ld~combout )))

	.dataa(vcc),
	.datab(\control|WideOr2~0_combout ),
	.datac(\control|r1_ld~combout ),
	.datad(\control|Selector50~2_combout ),
	.cin(gnd),
	.combout(\control|r1_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|r1_ld .lut_mask = 16'hCCF0;
defparam \control|r1_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R1|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [0]));

cycloneii_lcell_ff \datapath|R1|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [1]));

cycloneii_lcell_ff \datapath|R1|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [2]));

cycloneii_lcell_ff \datapath|R1|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [3]));

cycloneii_lcell_ff \datapath|R1|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [4]));

cycloneii_lcell_ff \datapath|R1|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [5]));

cycloneii_lcell_ff \datapath|R1|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [6]));

cycloneii_lcell_ff \datapath|R1|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|r1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [7]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [1]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [2]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [3]));

cycloneii_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = (\control|pstate.fetch~regout ) # ((\control|pstate.exe_pinout~regout ) # (!\control|pstate.reset~regout ))

	.dataa(\control|pstate.fetch~regout ),
	.datab(\control|pstate.exe_pinout~regout ),
	.datac(vcc),
	.datad(\control|pstate.reset~regout ),
	.cin(gnd),
	.combout(\control|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~0 .lut_mask = 16'hEEFF;
defparam \control|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Rout_ld (
// Equation(s):
// \control|Rout_ld~combout  = (\control|WideOr7~0_combout  & (\control|pstate.exe_pinout~regout )) # (!\control|WideOr7~0_combout  & ((\control|Rout_ld~combout )))

	.dataa(vcc),
	.datab(\control|pstate.exe_pinout~regout ),
	.datac(\control|Rout_ld~combout ),
	.datad(\control|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\control|Rout_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|Rout_ld .lut_mask = 16'hCCF0;
defparam \control|Rout_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|ROUT|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux7~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [0]));

cycloneii_lcell_ff \datapath|ROUT|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux6~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [1]));

cycloneii_lcell_ff \datapath|ROUT|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux5~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [2]));

cycloneii_lcell_ff \datapath|ROUT|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux4~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [3]));

cycloneii_lcell_ff \datapath|ROUT|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux3~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [4]));

cycloneii_lcell_ff \datapath|ROUT|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux2~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [5]));

cycloneii_lcell_ff \datapath|ROUT|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux1~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [6]));

cycloneii_lcell_ff \datapath|ROUT|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5E1|Mux0~combout ),
	.sdata(gnd),
	.aclr(\signal_rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Rout_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|ROUT|data_out [7]));

cycloneii_io \teste[0]~I (
	.datain(\datapath|R1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[0]));
// synopsys translate_off
defparam \teste[0]~I .input_async_reset = "none";
defparam \teste[0]~I .input_power_up = "low";
defparam \teste[0]~I .input_register_mode = "none";
defparam \teste[0]~I .input_sync_reset = "none";
defparam \teste[0]~I .oe_async_reset = "none";
defparam \teste[0]~I .oe_power_up = "low";
defparam \teste[0]~I .oe_register_mode = "none";
defparam \teste[0]~I .oe_sync_reset = "none";
defparam \teste[0]~I .operation_mode = "output";
defparam \teste[0]~I .output_async_reset = "none";
defparam \teste[0]~I .output_power_up = "low";
defparam \teste[0]~I .output_register_mode = "none";
defparam \teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[1]~I (
	.datain(\datapath|R1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[1]));
// synopsys translate_off
defparam \teste[1]~I .input_async_reset = "none";
defparam \teste[1]~I .input_power_up = "low";
defparam \teste[1]~I .input_register_mode = "none";
defparam \teste[1]~I .input_sync_reset = "none";
defparam \teste[1]~I .oe_async_reset = "none";
defparam \teste[1]~I .oe_power_up = "low";
defparam \teste[1]~I .oe_register_mode = "none";
defparam \teste[1]~I .oe_sync_reset = "none";
defparam \teste[1]~I .operation_mode = "output";
defparam \teste[1]~I .output_async_reset = "none";
defparam \teste[1]~I .output_power_up = "low";
defparam \teste[1]~I .output_register_mode = "none";
defparam \teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[2]~I (
	.datain(\datapath|R1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[2]));
// synopsys translate_off
defparam \teste[2]~I .input_async_reset = "none";
defparam \teste[2]~I .input_power_up = "low";
defparam \teste[2]~I .input_register_mode = "none";
defparam \teste[2]~I .input_sync_reset = "none";
defparam \teste[2]~I .oe_async_reset = "none";
defparam \teste[2]~I .oe_power_up = "low";
defparam \teste[2]~I .oe_register_mode = "none";
defparam \teste[2]~I .oe_sync_reset = "none";
defparam \teste[2]~I .operation_mode = "output";
defparam \teste[2]~I .output_async_reset = "none";
defparam \teste[2]~I .output_power_up = "low";
defparam \teste[2]~I .output_register_mode = "none";
defparam \teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[3]~I (
	.datain(\datapath|R1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[3]));
// synopsys translate_off
defparam \teste[3]~I .input_async_reset = "none";
defparam \teste[3]~I .input_power_up = "low";
defparam \teste[3]~I .input_register_mode = "none";
defparam \teste[3]~I .input_sync_reset = "none";
defparam \teste[3]~I .oe_async_reset = "none";
defparam \teste[3]~I .oe_power_up = "low";
defparam \teste[3]~I .oe_register_mode = "none";
defparam \teste[3]~I .oe_sync_reset = "none";
defparam \teste[3]~I .operation_mode = "output";
defparam \teste[3]~I .output_async_reset = "none";
defparam \teste[3]~I .output_power_up = "low";
defparam \teste[3]~I .output_register_mode = "none";
defparam \teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[4]~I (
	.datain(\datapath|R1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[4]));
// synopsys translate_off
defparam \teste[4]~I .input_async_reset = "none";
defparam \teste[4]~I .input_power_up = "low";
defparam \teste[4]~I .input_register_mode = "none";
defparam \teste[4]~I .input_sync_reset = "none";
defparam \teste[4]~I .oe_async_reset = "none";
defparam \teste[4]~I .oe_power_up = "low";
defparam \teste[4]~I .oe_register_mode = "none";
defparam \teste[4]~I .oe_sync_reset = "none";
defparam \teste[4]~I .operation_mode = "output";
defparam \teste[4]~I .output_async_reset = "none";
defparam \teste[4]~I .output_power_up = "low";
defparam \teste[4]~I .output_register_mode = "none";
defparam \teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[5]~I (
	.datain(\datapath|R1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[5]));
// synopsys translate_off
defparam \teste[5]~I .input_async_reset = "none";
defparam \teste[5]~I .input_power_up = "low";
defparam \teste[5]~I .input_register_mode = "none";
defparam \teste[5]~I .input_sync_reset = "none";
defparam \teste[5]~I .oe_async_reset = "none";
defparam \teste[5]~I .oe_power_up = "low";
defparam \teste[5]~I .oe_register_mode = "none";
defparam \teste[5]~I .oe_sync_reset = "none";
defparam \teste[5]~I .operation_mode = "output";
defparam \teste[5]~I .output_async_reset = "none";
defparam \teste[5]~I .output_power_up = "low";
defparam \teste[5]~I .output_register_mode = "none";
defparam \teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[6]~I (
	.datain(\datapath|R1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[6]));
// synopsys translate_off
defparam \teste[6]~I .input_async_reset = "none";
defparam \teste[6]~I .input_power_up = "low";
defparam \teste[6]~I .input_register_mode = "none";
defparam \teste[6]~I .input_sync_reset = "none";
defparam \teste[6]~I .oe_async_reset = "none";
defparam \teste[6]~I .oe_power_up = "low";
defparam \teste[6]~I .oe_register_mode = "none";
defparam \teste[6]~I .oe_sync_reset = "none";
defparam \teste[6]~I .operation_mode = "output";
defparam \teste[6]~I .output_async_reset = "none";
defparam \teste[6]~I .output_power_up = "low";
defparam \teste[6]~I .output_register_mode = "none";
defparam \teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[7]~I (
	.datain(\datapath|R1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[7]));
// synopsys translate_off
defparam \teste[7]~I .input_async_reset = "none";
defparam \teste[7]~I .input_power_up = "low";
defparam \teste[7]~I .input_register_mode = "none";
defparam \teste[7]~I .input_sync_reset = "none";
defparam \teste[7]~I .oe_async_reset = "none";
defparam \teste[7]~I .oe_power_up = "low";
defparam \teste[7]~I .oe_register_mode = "none";
defparam \teste[7]~I .oe_sync_reset = "none";
defparam \teste[7]~I .operation_mode = "output";
defparam \teste[7]~I .output_async_reset = "none";
defparam \teste[7]~I .output_power_up = "low";
defparam \teste[7]~I .output_register_mode = "none";
defparam \teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \tester1ld~I (
	.datain(\control|pc_ld~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tester1ld));
// synopsys translate_off
defparam \tester1ld~I .input_async_reset = "none";
defparam \tester1ld~I .input_power_up = "low";
defparam \tester1ld~I .input_register_mode = "none";
defparam \tester1ld~I .input_sync_reset = "none";
defparam \tester1ld~I .oe_async_reset = "none";
defparam \tester1ld~I .oe_power_up = "low";
defparam \tester1ld~I .oe_register_mode = "none";
defparam \tester1ld~I .oe_sync_reset = "none";
defparam \tester1ld~I .operation_mode = "output";
defparam \tester1ld~I .output_async_reset = "none";
defparam \tester1ld~I .output_power_up = "low";
defparam \tester1ld~I .output_register_mode = "none";
defparam \tester1ld~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[0]~I (
	.datain(\datapath|mux5E2|Mux7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[0]));
// synopsys translate_off
defparam \teste4[0]~I .input_async_reset = "none";
defparam \teste4[0]~I .input_power_up = "low";
defparam \teste4[0]~I .input_register_mode = "none";
defparam \teste4[0]~I .input_sync_reset = "none";
defparam \teste4[0]~I .oe_async_reset = "none";
defparam \teste4[0]~I .oe_power_up = "low";
defparam \teste4[0]~I .oe_register_mode = "none";
defparam \teste4[0]~I .oe_sync_reset = "none";
defparam \teste4[0]~I .operation_mode = "output";
defparam \teste4[0]~I .output_async_reset = "none";
defparam \teste4[0]~I .output_power_up = "low";
defparam \teste4[0]~I .output_register_mode = "none";
defparam \teste4[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[1]~I (
	.datain(\datapath|mux5E2|Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[1]));
// synopsys translate_off
defparam \teste4[1]~I .input_async_reset = "none";
defparam \teste4[1]~I .input_power_up = "low";
defparam \teste4[1]~I .input_register_mode = "none";
defparam \teste4[1]~I .input_sync_reset = "none";
defparam \teste4[1]~I .oe_async_reset = "none";
defparam \teste4[1]~I .oe_power_up = "low";
defparam \teste4[1]~I .oe_register_mode = "none";
defparam \teste4[1]~I .oe_sync_reset = "none";
defparam \teste4[1]~I .operation_mode = "output";
defparam \teste4[1]~I .output_async_reset = "none";
defparam \teste4[1]~I .output_power_up = "low";
defparam \teste4[1]~I .output_register_mode = "none";
defparam \teste4[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[2]~I (
	.datain(\datapath|mux5E2|Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[2]));
// synopsys translate_off
defparam \teste4[2]~I .input_async_reset = "none";
defparam \teste4[2]~I .input_power_up = "low";
defparam \teste4[2]~I .input_register_mode = "none";
defparam \teste4[2]~I .input_sync_reset = "none";
defparam \teste4[2]~I .oe_async_reset = "none";
defparam \teste4[2]~I .oe_power_up = "low";
defparam \teste4[2]~I .oe_register_mode = "none";
defparam \teste4[2]~I .oe_sync_reset = "none";
defparam \teste4[2]~I .operation_mode = "output";
defparam \teste4[2]~I .output_async_reset = "none";
defparam \teste4[2]~I .output_power_up = "low";
defparam \teste4[2]~I .output_register_mode = "none";
defparam \teste4[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[3]~I (
	.datain(\datapath|mux5E2|Mux4~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[3]));
// synopsys translate_off
defparam \teste4[3]~I .input_async_reset = "none";
defparam \teste4[3]~I .input_power_up = "low";
defparam \teste4[3]~I .input_register_mode = "none";
defparam \teste4[3]~I .input_sync_reset = "none";
defparam \teste4[3]~I .oe_async_reset = "none";
defparam \teste4[3]~I .oe_power_up = "low";
defparam \teste4[3]~I .oe_register_mode = "none";
defparam \teste4[3]~I .oe_sync_reset = "none";
defparam \teste4[3]~I .operation_mode = "output";
defparam \teste4[3]~I .output_async_reset = "none";
defparam \teste4[3]~I .output_power_up = "low";
defparam \teste4[3]~I .output_register_mode = "none";
defparam \teste4[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[4]~I (
	.datain(\datapath|mux5E2|Mux3~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[4]));
// synopsys translate_off
defparam \teste4[4]~I .input_async_reset = "none";
defparam \teste4[4]~I .input_power_up = "low";
defparam \teste4[4]~I .input_register_mode = "none";
defparam \teste4[4]~I .input_sync_reset = "none";
defparam \teste4[4]~I .oe_async_reset = "none";
defparam \teste4[4]~I .oe_power_up = "low";
defparam \teste4[4]~I .oe_register_mode = "none";
defparam \teste4[4]~I .oe_sync_reset = "none";
defparam \teste4[4]~I .operation_mode = "output";
defparam \teste4[4]~I .output_async_reset = "none";
defparam \teste4[4]~I .output_power_up = "low";
defparam \teste4[4]~I .output_register_mode = "none";
defparam \teste4[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[5]~I (
	.datain(\datapath|mux5E2|Mux2~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[5]));
// synopsys translate_off
defparam \teste4[5]~I .input_async_reset = "none";
defparam \teste4[5]~I .input_power_up = "low";
defparam \teste4[5]~I .input_register_mode = "none";
defparam \teste4[5]~I .input_sync_reset = "none";
defparam \teste4[5]~I .oe_async_reset = "none";
defparam \teste4[5]~I .oe_power_up = "low";
defparam \teste4[5]~I .oe_register_mode = "none";
defparam \teste4[5]~I .oe_sync_reset = "none";
defparam \teste4[5]~I .operation_mode = "output";
defparam \teste4[5]~I .output_async_reset = "none";
defparam \teste4[5]~I .output_power_up = "low";
defparam \teste4[5]~I .output_register_mode = "none";
defparam \teste4[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[6]~I (
	.datain(\datapath|mux5E2|Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[6]));
// synopsys translate_off
defparam \teste4[6]~I .input_async_reset = "none";
defparam \teste4[6]~I .input_power_up = "low";
defparam \teste4[6]~I .input_register_mode = "none";
defparam \teste4[6]~I .input_sync_reset = "none";
defparam \teste4[6]~I .oe_async_reset = "none";
defparam \teste4[6]~I .oe_power_up = "low";
defparam \teste4[6]~I .oe_register_mode = "none";
defparam \teste4[6]~I .oe_sync_reset = "none";
defparam \teste4[6]~I .operation_mode = "output";
defparam \teste4[6]~I .output_async_reset = "none";
defparam \teste4[6]~I .output_power_up = "low";
defparam \teste4[6]~I .output_register_mode = "none";
defparam \teste4[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste4[7]~I (
	.datain(\datapath|mux5E2|Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste4[7]));
// synopsys translate_off
defparam \teste4[7]~I .input_async_reset = "none";
defparam \teste4[7]~I .input_power_up = "low";
defparam \teste4[7]~I .input_register_mode = "none";
defparam \teste4[7]~I .input_sync_reset = "none";
defparam \teste4[7]~I .oe_async_reset = "none";
defparam \teste4[7]~I .oe_power_up = "low";
defparam \teste4[7]~I .oe_register_mode = "none";
defparam \teste4[7]~I .oe_sync_reset = "none";
defparam \teste4[7]~I .operation_mode = "output";
defparam \teste4[7]~I .output_async_reset = "none";
defparam \teste4[7]~I .output_power_up = "low";
defparam \teste4[7]~I .output_register_mode = "none";
defparam \teste4[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[0]~I (
	.datain(\datapath|pcounter|addr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[0]));
// synopsys translate_off
defparam \teste5[0]~I .input_async_reset = "none";
defparam \teste5[0]~I .input_power_up = "low";
defparam \teste5[0]~I .input_register_mode = "none";
defparam \teste5[0]~I .input_sync_reset = "none";
defparam \teste5[0]~I .oe_async_reset = "none";
defparam \teste5[0]~I .oe_power_up = "low";
defparam \teste5[0]~I .oe_register_mode = "none";
defparam \teste5[0]~I .oe_sync_reset = "none";
defparam \teste5[0]~I .operation_mode = "output";
defparam \teste5[0]~I .output_async_reset = "none";
defparam \teste5[0]~I .output_power_up = "low";
defparam \teste5[0]~I .output_register_mode = "none";
defparam \teste5[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[1]~I (
	.datain(\datapath|pcounter|addr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[1]));
// synopsys translate_off
defparam \teste5[1]~I .input_async_reset = "none";
defparam \teste5[1]~I .input_power_up = "low";
defparam \teste5[1]~I .input_register_mode = "none";
defparam \teste5[1]~I .input_sync_reset = "none";
defparam \teste5[1]~I .oe_async_reset = "none";
defparam \teste5[1]~I .oe_power_up = "low";
defparam \teste5[1]~I .oe_register_mode = "none";
defparam \teste5[1]~I .oe_sync_reset = "none";
defparam \teste5[1]~I .operation_mode = "output";
defparam \teste5[1]~I .output_async_reset = "none";
defparam \teste5[1]~I .output_power_up = "low";
defparam \teste5[1]~I .output_register_mode = "none";
defparam \teste5[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[2]~I (
	.datain(\datapath|pcounter|addr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[2]));
// synopsys translate_off
defparam \teste5[2]~I .input_async_reset = "none";
defparam \teste5[2]~I .input_power_up = "low";
defparam \teste5[2]~I .input_register_mode = "none";
defparam \teste5[2]~I .input_sync_reset = "none";
defparam \teste5[2]~I .oe_async_reset = "none";
defparam \teste5[2]~I .oe_power_up = "low";
defparam \teste5[2]~I .oe_register_mode = "none";
defparam \teste5[2]~I .oe_sync_reset = "none";
defparam \teste5[2]~I .operation_mode = "output";
defparam \teste5[2]~I .output_async_reset = "none";
defparam \teste5[2]~I .output_power_up = "low";
defparam \teste5[2]~I .output_register_mode = "none";
defparam \teste5[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[3]~I (
	.datain(\datapath|pcounter|addr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[3]));
// synopsys translate_off
defparam \teste5[3]~I .input_async_reset = "none";
defparam \teste5[3]~I .input_power_up = "low";
defparam \teste5[3]~I .input_register_mode = "none";
defparam \teste5[3]~I .input_sync_reset = "none";
defparam \teste5[3]~I .oe_async_reset = "none";
defparam \teste5[3]~I .oe_power_up = "low";
defparam \teste5[3]~I .oe_register_mode = "none";
defparam \teste5[3]~I .oe_sync_reset = "none";
defparam \teste5[3]~I .operation_mode = "output";
defparam \teste5[3]~I .output_async_reset = "none";
defparam \teste5[3]~I .output_power_up = "low";
defparam \teste5[3]~I .output_register_mode = "none";
defparam \teste5[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[4]~I (
	.datain(\datapath|pcounter|addr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[4]));
// synopsys translate_off
defparam \teste5[4]~I .input_async_reset = "none";
defparam \teste5[4]~I .input_power_up = "low";
defparam \teste5[4]~I .input_register_mode = "none";
defparam \teste5[4]~I .input_sync_reset = "none";
defparam \teste5[4]~I .oe_async_reset = "none";
defparam \teste5[4]~I .oe_power_up = "low";
defparam \teste5[4]~I .oe_register_mode = "none";
defparam \teste5[4]~I .oe_sync_reset = "none";
defparam \teste5[4]~I .operation_mode = "output";
defparam \teste5[4]~I .output_async_reset = "none";
defparam \teste5[4]~I .output_power_up = "low";
defparam \teste5[4]~I .output_register_mode = "none";
defparam \teste5[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[5]~I (
	.datain(\datapath|pcounter|addr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[5]));
// synopsys translate_off
defparam \teste5[5]~I .input_async_reset = "none";
defparam \teste5[5]~I .input_power_up = "low";
defparam \teste5[5]~I .input_register_mode = "none";
defparam \teste5[5]~I .input_sync_reset = "none";
defparam \teste5[5]~I .oe_async_reset = "none";
defparam \teste5[5]~I .oe_power_up = "low";
defparam \teste5[5]~I .oe_register_mode = "none";
defparam \teste5[5]~I .oe_sync_reset = "none";
defparam \teste5[5]~I .operation_mode = "output";
defparam \teste5[5]~I .output_async_reset = "none";
defparam \teste5[5]~I .output_power_up = "low";
defparam \teste5[5]~I .output_register_mode = "none";
defparam \teste5[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[6]~I (
	.datain(\datapath|pcounter|addr_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[6]));
// synopsys translate_off
defparam \teste5[6]~I .input_async_reset = "none";
defparam \teste5[6]~I .input_power_up = "low";
defparam \teste5[6]~I .input_register_mode = "none";
defparam \teste5[6]~I .input_sync_reset = "none";
defparam \teste5[6]~I .oe_async_reset = "none";
defparam \teste5[6]~I .oe_power_up = "low";
defparam \teste5[6]~I .oe_register_mode = "none";
defparam \teste5[6]~I .oe_sync_reset = "none";
defparam \teste5[6]~I .operation_mode = "output";
defparam \teste5[6]~I .output_async_reset = "none";
defparam \teste5[6]~I .output_power_up = "low";
defparam \teste5[6]~I .output_register_mode = "none";
defparam \teste5[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste5[7]~I (
	.datain(\datapath|pcounter|addr_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste5[7]));
// synopsys translate_off
defparam \teste5[7]~I .input_async_reset = "none";
defparam \teste5[7]~I .input_power_up = "low";
defparam \teste5[7]~I .input_register_mode = "none";
defparam \teste5[7]~I .input_sync_reset = "none";
defparam \teste5[7]~I .oe_async_reset = "none";
defparam \teste5[7]~I .oe_power_up = "low";
defparam \teste5[7]~I .oe_register_mode = "none";
defparam \teste5[7]~I .oe_sync_reset = "none";
defparam \teste5[7]~I .operation_mode = "output";
defparam \teste5[7]~I .output_async_reset = "none";
defparam \teste5[7]~I .output_power_up = "low";
defparam \teste5[7]~I .output_register_mode = "none";
defparam \teste5[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[0]~I (
	.datain(\datapath|IR|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[0]));
// synopsys translate_off
defparam \teste2[0]~I .input_async_reset = "none";
defparam \teste2[0]~I .input_power_up = "low";
defparam \teste2[0]~I .input_register_mode = "none";
defparam \teste2[0]~I .input_sync_reset = "none";
defparam \teste2[0]~I .oe_async_reset = "none";
defparam \teste2[0]~I .oe_power_up = "low";
defparam \teste2[0]~I .oe_register_mode = "none";
defparam \teste2[0]~I .oe_sync_reset = "none";
defparam \teste2[0]~I .operation_mode = "output";
defparam \teste2[0]~I .output_async_reset = "none";
defparam \teste2[0]~I .output_power_up = "low";
defparam \teste2[0]~I .output_register_mode = "none";
defparam \teste2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[1]~I (
	.datain(\datapath|IR|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[1]));
// synopsys translate_off
defparam \teste2[1]~I .input_async_reset = "none";
defparam \teste2[1]~I .input_power_up = "low";
defparam \teste2[1]~I .input_register_mode = "none";
defparam \teste2[1]~I .input_sync_reset = "none";
defparam \teste2[1]~I .oe_async_reset = "none";
defparam \teste2[1]~I .oe_power_up = "low";
defparam \teste2[1]~I .oe_register_mode = "none";
defparam \teste2[1]~I .oe_sync_reset = "none";
defparam \teste2[1]~I .operation_mode = "output";
defparam \teste2[1]~I .output_async_reset = "none";
defparam \teste2[1]~I .output_power_up = "low";
defparam \teste2[1]~I .output_register_mode = "none";
defparam \teste2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[2]~I (
	.datain(\datapath|IR|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[2]));
// synopsys translate_off
defparam \teste2[2]~I .input_async_reset = "none";
defparam \teste2[2]~I .input_power_up = "low";
defparam \teste2[2]~I .input_register_mode = "none";
defparam \teste2[2]~I .input_sync_reset = "none";
defparam \teste2[2]~I .oe_async_reset = "none";
defparam \teste2[2]~I .oe_power_up = "low";
defparam \teste2[2]~I .oe_register_mode = "none";
defparam \teste2[2]~I .oe_sync_reset = "none";
defparam \teste2[2]~I .operation_mode = "output";
defparam \teste2[2]~I .output_async_reset = "none";
defparam \teste2[2]~I .output_power_up = "low";
defparam \teste2[2]~I .output_register_mode = "none";
defparam \teste2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[3]~I (
	.datain(\datapath|IR|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[3]));
// synopsys translate_off
defparam \teste2[3]~I .input_async_reset = "none";
defparam \teste2[3]~I .input_power_up = "low";
defparam \teste2[3]~I .input_register_mode = "none";
defparam \teste2[3]~I .input_sync_reset = "none";
defparam \teste2[3]~I .oe_async_reset = "none";
defparam \teste2[3]~I .oe_power_up = "low";
defparam \teste2[3]~I .oe_register_mode = "none";
defparam \teste2[3]~I .oe_sync_reset = "none";
defparam \teste2[3]~I .operation_mode = "output";
defparam \teste2[3]~I .output_async_reset = "none";
defparam \teste2[3]~I .output_power_up = "low";
defparam \teste2[3]~I .output_register_mode = "none";
defparam \teste2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[4]~I (
	.datain(\datapath|IR|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[4]));
// synopsys translate_off
defparam \teste2[4]~I .input_async_reset = "none";
defparam \teste2[4]~I .input_power_up = "low";
defparam \teste2[4]~I .input_register_mode = "none";
defparam \teste2[4]~I .input_sync_reset = "none";
defparam \teste2[4]~I .oe_async_reset = "none";
defparam \teste2[4]~I .oe_power_up = "low";
defparam \teste2[4]~I .oe_register_mode = "none";
defparam \teste2[4]~I .oe_sync_reset = "none";
defparam \teste2[4]~I .operation_mode = "output";
defparam \teste2[4]~I .output_async_reset = "none";
defparam \teste2[4]~I .output_power_up = "low";
defparam \teste2[4]~I .output_register_mode = "none";
defparam \teste2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[5]~I (
	.datain(\datapath|IR|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[5]));
// synopsys translate_off
defparam \teste2[5]~I .input_async_reset = "none";
defparam \teste2[5]~I .input_power_up = "low";
defparam \teste2[5]~I .input_register_mode = "none";
defparam \teste2[5]~I .input_sync_reset = "none";
defparam \teste2[5]~I .oe_async_reset = "none";
defparam \teste2[5]~I .oe_power_up = "low";
defparam \teste2[5]~I .oe_register_mode = "none";
defparam \teste2[5]~I .oe_sync_reset = "none";
defparam \teste2[5]~I .operation_mode = "output";
defparam \teste2[5]~I .output_async_reset = "none";
defparam \teste2[5]~I .output_power_up = "low";
defparam \teste2[5]~I .output_register_mode = "none";
defparam \teste2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[6]~I (
	.datain(\datapath|IR|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[6]));
// synopsys translate_off
defparam \teste2[6]~I .input_async_reset = "none";
defparam \teste2[6]~I .input_power_up = "low";
defparam \teste2[6]~I .input_register_mode = "none";
defparam \teste2[6]~I .input_sync_reset = "none";
defparam \teste2[6]~I .oe_async_reset = "none";
defparam \teste2[6]~I .oe_power_up = "low";
defparam \teste2[6]~I .oe_register_mode = "none";
defparam \teste2[6]~I .oe_sync_reset = "none";
defparam \teste2[6]~I .operation_mode = "output";
defparam \teste2[6]~I .output_async_reset = "none";
defparam \teste2[6]~I .output_power_up = "low";
defparam \teste2[6]~I .output_register_mode = "none";
defparam \teste2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[7]~I (
	.datain(\datapath|IR|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[7]));
// synopsys translate_off
defparam \teste2[7]~I .input_async_reset = "none";
defparam \teste2[7]~I .input_power_up = "low";
defparam \teste2[7]~I .input_register_mode = "none";
defparam \teste2[7]~I .input_sync_reset = "none";
defparam \teste2[7]~I .oe_async_reset = "none";
defparam \teste2[7]~I .oe_power_up = "low";
defparam \teste2[7]~I .oe_register_mode = "none";
defparam \teste2[7]~I .oe_sync_reset = "none";
defparam \teste2[7]~I .operation_mode = "output";
defparam \teste2[7]~I .output_async_reset = "none";
defparam \teste2[7]~I .output_power_up = "low";
defparam \teste2[7]~I .output_register_mode = "none";
defparam \teste2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[8]~I (
	.datain(\datapath|IR|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[8]));
// synopsys translate_off
defparam \teste2[8]~I .input_async_reset = "none";
defparam \teste2[8]~I .input_power_up = "low";
defparam \teste2[8]~I .input_register_mode = "none";
defparam \teste2[8]~I .input_sync_reset = "none";
defparam \teste2[8]~I .oe_async_reset = "none";
defparam \teste2[8]~I .oe_power_up = "low";
defparam \teste2[8]~I .oe_register_mode = "none";
defparam \teste2[8]~I .oe_sync_reset = "none";
defparam \teste2[8]~I .operation_mode = "output";
defparam \teste2[8]~I .output_async_reset = "none";
defparam \teste2[8]~I .output_power_up = "low";
defparam \teste2[8]~I .output_register_mode = "none";
defparam \teste2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[9]~I (
	.datain(\datapath|IR|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[9]));
// synopsys translate_off
defparam \teste2[9]~I .input_async_reset = "none";
defparam \teste2[9]~I .input_power_up = "low";
defparam \teste2[9]~I .input_register_mode = "none";
defparam \teste2[9]~I .input_sync_reset = "none";
defparam \teste2[9]~I .oe_async_reset = "none";
defparam \teste2[9]~I .oe_power_up = "low";
defparam \teste2[9]~I .oe_register_mode = "none";
defparam \teste2[9]~I .oe_sync_reset = "none";
defparam \teste2[9]~I .operation_mode = "output";
defparam \teste2[9]~I .output_async_reset = "none";
defparam \teste2[9]~I .output_power_up = "low";
defparam \teste2[9]~I .output_register_mode = "none";
defparam \teste2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[10]~I (
	.datain(\datapath|IR|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[10]));
// synopsys translate_off
defparam \teste2[10]~I .input_async_reset = "none";
defparam \teste2[10]~I .input_power_up = "low";
defparam \teste2[10]~I .input_register_mode = "none";
defparam \teste2[10]~I .input_sync_reset = "none";
defparam \teste2[10]~I .oe_async_reset = "none";
defparam \teste2[10]~I .oe_power_up = "low";
defparam \teste2[10]~I .oe_register_mode = "none";
defparam \teste2[10]~I .oe_sync_reset = "none";
defparam \teste2[10]~I .operation_mode = "output";
defparam \teste2[10]~I .output_async_reset = "none";
defparam \teste2[10]~I .output_power_up = "low";
defparam \teste2[10]~I .output_register_mode = "none";
defparam \teste2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[11]~I (
	.datain(\datapath|IR|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[11]));
// synopsys translate_off
defparam \teste2[11]~I .input_async_reset = "none";
defparam \teste2[11]~I .input_power_up = "low";
defparam \teste2[11]~I .input_register_mode = "none";
defparam \teste2[11]~I .input_sync_reset = "none";
defparam \teste2[11]~I .oe_async_reset = "none";
defparam \teste2[11]~I .oe_power_up = "low";
defparam \teste2[11]~I .oe_register_mode = "none";
defparam \teste2[11]~I .oe_sync_reset = "none";
defparam \teste2[11]~I .operation_mode = "output";
defparam \teste2[11]~I .output_async_reset = "none";
defparam \teste2[11]~I .output_power_up = "low";
defparam \teste2[11]~I .output_register_mode = "none";
defparam \teste2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[12]~I (
	.datain(\datapath|IR|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[12]));
// synopsys translate_off
defparam \teste2[12]~I .input_async_reset = "none";
defparam \teste2[12]~I .input_power_up = "low";
defparam \teste2[12]~I .input_register_mode = "none";
defparam \teste2[12]~I .input_sync_reset = "none";
defparam \teste2[12]~I .oe_async_reset = "none";
defparam \teste2[12]~I .oe_power_up = "low";
defparam \teste2[12]~I .oe_register_mode = "none";
defparam \teste2[12]~I .oe_sync_reset = "none";
defparam \teste2[12]~I .operation_mode = "output";
defparam \teste2[12]~I .output_async_reset = "none";
defparam \teste2[12]~I .output_power_up = "low";
defparam \teste2[12]~I .output_register_mode = "none";
defparam \teste2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[13]~I (
	.datain(\datapath|IR|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[13]));
// synopsys translate_off
defparam \teste2[13]~I .input_async_reset = "none";
defparam \teste2[13]~I .input_power_up = "low";
defparam \teste2[13]~I .input_register_mode = "none";
defparam \teste2[13]~I .input_sync_reset = "none";
defparam \teste2[13]~I .oe_async_reset = "none";
defparam \teste2[13]~I .oe_power_up = "low";
defparam \teste2[13]~I .oe_register_mode = "none";
defparam \teste2[13]~I .oe_sync_reset = "none";
defparam \teste2[13]~I .operation_mode = "output";
defparam \teste2[13]~I .output_async_reset = "none";
defparam \teste2[13]~I .output_power_up = "low";
defparam \teste2[13]~I .output_register_mode = "none";
defparam \teste2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[14]~I (
	.datain(\datapath|IR|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[14]));
// synopsys translate_off
defparam \teste2[14]~I .input_async_reset = "none";
defparam \teste2[14]~I .input_power_up = "low";
defparam \teste2[14]~I .input_register_mode = "none";
defparam \teste2[14]~I .input_sync_reset = "none";
defparam \teste2[14]~I .oe_async_reset = "none";
defparam \teste2[14]~I .oe_power_up = "low";
defparam \teste2[14]~I .oe_register_mode = "none";
defparam \teste2[14]~I .oe_sync_reset = "none";
defparam \teste2[14]~I .operation_mode = "output";
defparam \teste2[14]~I .output_async_reset = "none";
defparam \teste2[14]~I .output_power_up = "low";
defparam \teste2[14]~I .output_register_mode = "none";
defparam \teste2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[15]~I (
	.datain(\datapath|IR|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[15]));
// synopsys translate_off
defparam \teste2[15]~I .input_async_reset = "none";
defparam \teste2[15]~I .input_power_up = "low";
defparam \teste2[15]~I .input_register_mode = "none";
defparam \teste2[15]~I .input_sync_reset = "none";
defparam \teste2[15]~I .oe_async_reset = "none";
defparam \teste2[15]~I .oe_power_up = "low";
defparam \teste2[15]~I .oe_register_mode = "none";
defparam \teste2[15]~I .oe_sync_reset = "none";
defparam \teste2[15]~I .operation_mode = "output";
defparam \teste2[15]~I .output_async_reset = "none";
defparam \teste2[15]~I .output_power_up = "low";
defparam \teste2[15]~I .output_register_mode = "none";
defparam \teste2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste3[0]~I (
	.datain(\control|comp [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste3[0]));
// synopsys translate_off
defparam \teste3[0]~I .input_async_reset = "none";
defparam \teste3[0]~I .input_power_up = "low";
defparam \teste3[0]~I .input_register_mode = "none";
defparam \teste3[0]~I .input_sync_reset = "none";
defparam \teste3[0]~I .oe_async_reset = "none";
defparam \teste3[0]~I .oe_power_up = "low";
defparam \teste3[0]~I .oe_register_mode = "none";
defparam \teste3[0]~I .oe_sync_reset = "none";
defparam \teste3[0]~I .operation_mode = "output";
defparam \teste3[0]~I .output_async_reset = "none";
defparam \teste3[0]~I .output_power_up = "low";
defparam \teste3[0]~I .output_register_mode = "none";
defparam \teste3[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste3[1]~I (
	.datain(\control|comp [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste3[1]));
// synopsys translate_off
defparam \teste3[1]~I .input_async_reset = "none";
defparam \teste3[1]~I .input_power_up = "low";
defparam \teste3[1]~I .input_register_mode = "none";
defparam \teste3[1]~I .input_sync_reset = "none";
defparam \teste3[1]~I .oe_async_reset = "none";
defparam \teste3[1]~I .oe_power_up = "low";
defparam \teste3[1]~I .oe_register_mode = "none";
defparam \teste3[1]~I .oe_sync_reset = "none";
defparam \teste3[1]~I .operation_mode = "output";
defparam \teste3[1]~I .output_async_reset = "none";
defparam \teste3[1]~I .output_power_up = "low";
defparam \teste3[1]~I .output_register_mode = "none";
defparam \teste3[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste3[2]~I (
	.datain(\control|comp [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste3[2]));
// synopsys translate_off
defparam \teste3[2]~I .input_async_reset = "none";
defparam \teste3[2]~I .input_power_up = "low";
defparam \teste3[2]~I .input_register_mode = "none";
defparam \teste3[2]~I .input_sync_reset = "none";
defparam \teste3[2]~I .oe_async_reset = "none";
defparam \teste3[2]~I .oe_power_up = "low";
defparam \teste3[2]~I .oe_register_mode = "none";
defparam \teste3[2]~I .oe_sync_reset = "none";
defparam \teste3[2]~I .operation_mode = "output";
defparam \teste3[2]~I .output_async_reset = "none";
defparam \teste3[2]~I .output_power_up = "low";
defparam \teste3[2]~I .output_register_mode = "none";
defparam \teste3[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[0]~I (
	.datain(\datapath|ROUT|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[0]));
// synopsys translate_off
defparam \pinout[0]~I .input_async_reset = "none";
defparam \pinout[0]~I .input_power_up = "low";
defparam \pinout[0]~I .input_register_mode = "none";
defparam \pinout[0]~I .input_sync_reset = "none";
defparam \pinout[0]~I .oe_async_reset = "none";
defparam \pinout[0]~I .oe_power_up = "low";
defparam \pinout[0]~I .oe_register_mode = "none";
defparam \pinout[0]~I .oe_sync_reset = "none";
defparam \pinout[0]~I .operation_mode = "output";
defparam \pinout[0]~I .output_async_reset = "none";
defparam \pinout[0]~I .output_power_up = "low";
defparam \pinout[0]~I .output_register_mode = "none";
defparam \pinout[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[1]~I (
	.datain(\datapath|ROUT|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[1]));
// synopsys translate_off
defparam \pinout[1]~I .input_async_reset = "none";
defparam \pinout[1]~I .input_power_up = "low";
defparam \pinout[1]~I .input_register_mode = "none";
defparam \pinout[1]~I .input_sync_reset = "none";
defparam \pinout[1]~I .oe_async_reset = "none";
defparam \pinout[1]~I .oe_power_up = "low";
defparam \pinout[1]~I .oe_register_mode = "none";
defparam \pinout[1]~I .oe_sync_reset = "none";
defparam \pinout[1]~I .operation_mode = "output";
defparam \pinout[1]~I .output_async_reset = "none";
defparam \pinout[1]~I .output_power_up = "low";
defparam \pinout[1]~I .output_register_mode = "none";
defparam \pinout[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[2]~I (
	.datain(\datapath|ROUT|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[2]));
// synopsys translate_off
defparam \pinout[2]~I .input_async_reset = "none";
defparam \pinout[2]~I .input_power_up = "low";
defparam \pinout[2]~I .input_register_mode = "none";
defparam \pinout[2]~I .input_sync_reset = "none";
defparam \pinout[2]~I .oe_async_reset = "none";
defparam \pinout[2]~I .oe_power_up = "low";
defparam \pinout[2]~I .oe_register_mode = "none";
defparam \pinout[2]~I .oe_sync_reset = "none";
defparam \pinout[2]~I .operation_mode = "output";
defparam \pinout[2]~I .output_async_reset = "none";
defparam \pinout[2]~I .output_power_up = "low";
defparam \pinout[2]~I .output_register_mode = "none";
defparam \pinout[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[3]~I (
	.datain(\datapath|ROUT|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[3]));
// synopsys translate_off
defparam \pinout[3]~I .input_async_reset = "none";
defparam \pinout[3]~I .input_power_up = "low";
defparam \pinout[3]~I .input_register_mode = "none";
defparam \pinout[3]~I .input_sync_reset = "none";
defparam \pinout[3]~I .oe_async_reset = "none";
defparam \pinout[3]~I .oe_power_up = "low";
defparam \pinout[3]~I .oe_register_mode = "none";
defparam \pinout[3]~I .oe_sync_reset = "none";
defparam \pinout[3]~I .operation_mode = "output";
defparam \pinout[3]~I .output_async_reset = "none";
defparam \pinout[3]~I .output_power_up = "low";
defparam \pinout[3]~I .output_register_mode = "none";
defparam \pinout[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[4]~I (
	.datain(\datapath|ROUT|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[4]));
// synopsys translate_off
defparam \pinout[4]~I .input_async_reset = "none";
defparam \pinout[4]~I .input_power_up = "low";
defparam \pinout[4]~I .input_register_mode = "none";
defparam \pinout[4]~I .input_sync_reset = "none";
defparam \pinout[4]~I .oe_async_reset = "none";
defparam \pinout[4]~I .oe_power_up = "low";
defparam \pinout[4]~I .oe_register_mode = "none";
defparam \pinout[4]~I .oe_sync_reset = "none";
defparam \pinout[4]~I .operation_mode = "output";
defparam \pinout[4]~I .output_async_reset = "none";
defparam \pinout[4]~I .output_power_up = "low";
defparam \pinout[4]~I .output_register_mode = "none";
defparam \pinout[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[5]~I (
	.datain(\datapath|ROUT|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[5]));
// synopsys translate_off
defparam \pinout[5]~I .input_async_reset = "none";
defparam \pinout[5]~I .input_power_up = "low";
defparam \pinout[5]~I .input_register_mode = "none";
defparam \pinout[5]~I .input_sync_reset = "none";
defparam \pinout[5]~I .oe_async_reset = "none";
defparam \pinout[5]~I .oe_power_up = "low";
defparam \pinout[5]~I .oe_register_mode = "none";
defparam \pinout[5]~I .oe_sync_reset = "none";
defparam \pinout[5]~I .operation_mode = "output";
defparam \pinout[5]~I .output_async_reset = "none";
defparam \pinout[5]~I .output_power_up = "low";
defparam \pinout[5]~I .output_register_mode = "none";
defparam \pinout[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[6]~I (
	.datain(\datapath|ROUT|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[6]));
// synopsys translate_off
defparam \pinout[6]~I .input_async_reset = "none";
defparam \pinout[6]~I .input_power_up = "low";
defparam \pinout[6]~I .input_register_mode = "none";
defparam \pinout[6]~I .input_sync_reset = "none";
defparam \pinout[6]~I .oe_async_reset = "none";
defparam \pinout[6]~I .oe_power_up = "low";
defparam \pinout[6]~I .oe_register_mode = "none";
defparam \pinout[6]~I .oe_sync_reset = "none";
defparam \pinout[6]~I .operation_mode = "output";
defparam \pinout[6]~I .output_async_reset = "none";
defparam \pinout[6]~I .output_power_up = "low";
defparam \pinout[6]~I .output_register_mode = "none";
defparam \pinout[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[7]~I (
	.datain(\datapath|ROUT|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[7]));
// synopsys translate_off
defparam \pinout[7]~I .input_async_reset = "none";
defparam \pinout[7]~I .input_power_up = "low";
defparam \pinout[7]~I .input_register_mode = "none";
defparam \pinout[7]~I .input_sync_reset = "none";
defparam \pinout[7]~I .oe_async_reset = "none";
defparam \pinout[7]~I .oe_power_up = "low";
defparam \pinout[7]~I .oe_register_mode = "none";
defparam \pinout[7]~I .oe_sync_reset = "none";
defparam \pinout[7]~I .operation_mode = "output";
defparam \pinout[7]~I .output_async_reset = "none";
defparam \pinout[7]~I .output_power_up = "low";
defparam \pinout[7]~I .output_register_mode = "none";
defparam \pinout[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
