{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 08:50:16 2016 " "Info: Processing started: Sat Oct 29 08:50:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register translate:U2\|a_select_out_t\[0\] register prevent_shake:U4\|b_ok_in_p_tmp 84.57 MHz 11.824 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 84.57 MHz between source register \"translate:U2\|a_select_out_t\[0\]\" and destination register \"prevent_shake:U4\|b_ok_in_p_tmp\" (period= 11.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.115 ns + Longest register register " "Info: + Longest register to register delay is 11.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|a_select_out_t\[0\] 1 REG LC_X16_Y6_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.653 ns) + CELL(0.914 ns) 3.567 ns prevent_shake:U3\|process_0~12 2 COMB LC_X12_Y4_N8 1 " "Info: 2: + IC(2.653 ns) + CELL(0.914 ns) = 3.567 ns; Loc. = LC_X12_Y4_N8; Fanout = 1; COMB Node = 'prevent_shake:U3\|process_0~12'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.567 ns" { translate:U2|a_select_out_t[0] prevent_shake:U3|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.914 ns) 5.185 ns prevent_shake:U3\|process_0~15 3 COMB LC_X12_Y4_N1 5 " "Info: 3: + IC(0.704 ns) + CELL(0.914 ns) = 5.185 ns; Loc. = LC_X12_Y4_N1; Fanout = 5; COMB Node = 'prevent_shake:U3\|process_0~15'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { prevent_shake:U3|process_0~12 prevent_shake:U3|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.200 ns) 6.132 ns prevent_shake:U3\|process_0~10 4 COMB LC_X12_Y4_N5 10 " "Info: 4: + IC(0.747 ns) + CELL(0.200 ns) = 6.132 ns; Loc. = LC_X12_Y4_N5; Fanout = 10; COMB Node = 'prevent_shake:U3\|process_0~10'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.947 ns" { prevent_shake:U3|process_0~15 prevent_shake:U3|process_0~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.740 ns) + CELL(1.243 ns) 11.115 ns prevent_shake:U4\|b_ok_in_p_tmp 5 REG LC_X7_Y10_N7 3 " "Info: 5: + IC(3.740 ns) + CELL(1.243 ns) = 11.115 ns; Loc. = LC_X7_Y10_N7; Fanout = 3; REG Node = 'prevent_shake:U4\|b_ok_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.983 ns" { prevent_shake:U3|process_0~10 prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/prevent_shake.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 29.43 % ) " "Info: Total cell delay = 3.271 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.844 ns ( 70.57 % ) " "Info: Total interconnect delay = 7.844 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "11.115 ns" { translate:U2|a_select_out_t[0] prevent_shake:U3|process_0~12 prevent_shake:U3|process_0~15 prevent_shake:U3|process_0~10 prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "11.115 ns" { translate:U2|a_select_out_t[0] {} prevent_shake:U3|process_0~12 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|process_0~10 {} prevent_shake:U4|b_ok_in_p_tmp {} } { 0.000ns 2.653ns 0.704ns 0.747ns 3.740ns } { 0.000ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns prevent_shake:U4\|b_ok_in_p_tmp 2 REG LC_X7_Y10_N7 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y10_N7; Fanout = 3; REG Node = 'prevent_shake:U4\|b_ok_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/prevent_shake.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U4|b_ok_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|a_select_out_t\[0\] 2 REG LC_X16_Y6_N9 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U4|b_ok_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/prevent_shake.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "11.115 ns" { translate:U2|a_select_out_t[0] prevent_shake:U3|process_0~12 prevent_shake:U3|process_0~15 prevent_shake:U3|process_0~10 prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "11.115 ns" { translate:U2|a_select_out_t[0] {} prevent_shake:U3|process_0~12 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|process_0~10 {} prevent_shake:U4|b_ok_in_p_tmp {} } { 0.000ns 2.653ns 0.704ns 0.747ns 3.740ns } { 0.000ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U4|b_ok_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U4|b_ok_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|a_select_out_t\[1\] col_in\[3\] clk_in 6.264 ns register " "Info: tsu for register \"translate:U2\|a_select_out_t\[1\]\" (data pin = \"col_in\[3\]\", clock pin = \"clk_in\") is 6.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.750 ns + Longest pin register " "Info: + Longest pin to register delay is 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[3\] 1 PIN PIN_120 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 9; PIN Node = 'col_in\[3\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[3] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.264 ns) + CELL(0.511 ns) 5.907 ns translate:U2\|Mux22~1 2 COMB LC_X15_Y3_N7 1 " "Info: 2: + IC(4.264 ns) + CELL(0.511 ns) = 5.907 ns; Loc. = LC_X15_Y3_N7; Fanout = 1; COMB Node = 'translate:U2\|Mux22~1'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.775 ns" { col_in[3] translate:U2|Mux22~1 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.200 ns) 8.007 ns translate:U2\|Mux22~2 3 COMB LC_X15_Y6_N4 1 " "Info: 3: + IC(1.900 ns) + CELL(0.200 ns) = 8.007 ns; Loc. = LC_X15_Y6_N4; Fanout = 1; COMB Node = 'translate:U2\|Mux22~2'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { translate:U2|Mux22~1 translate:U2|Mux22~2 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.591 ns) 9.750 ns translate:U2\|a_select_out_t\[1\] 4 REG LC_X16_Y6_N1 4 " "Info: 4: + IC(1.152 ns) + CELL(0.591 ns) = 9.750 ns; Loc. = LC_X16_Y6_N1; Fanout = 4; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.743 ns" { translate:U2|Mux22~2 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 24.96 % ) " "Info: Total cell delay = 2.434 ns ( 24.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.316 ns ( 75.04 % ) " "Info: Total interconnect delay = 7.316 ns ( 75.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.750 ns" { col_in[3] translate:U2|Mux22~1 translate:U2|Mux22~2 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.750 ns" { col_in[3] {} col_in[3]~combout {} translate:U2|Mux22~1 {} translate:U2|Mux22~2 {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.264ns 1.900ns 1.152ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|a_select_out_t\[1\] 2 REG LC_X16_Y6_N1 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y6_N1; Fanout = 4; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.750 ns" { col_in[3] translate:U2|Mux22~1 translate:U2|Mux22~2 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.750 ns" { col_in[3] {} col_in[3]~combout {} translate:U2|Mux22~1 {} translate:U2|Mux22~2 {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.264ns 1.900ns 1.152ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in row_out\[1\] translate:U2\|row_out_t\[1\] 14.280 ns register " "Info: tco from clock \"clk_in\" to destination pin \"row_out\[1\]\" through register \"translate:U2\|row_out_t\[1\]\" is 14.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.019 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X12_Y7_N3 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y7_N3; Fanout = 7; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.906 ns) + CELL(0.918 ns) 9.019 ns translate:U2\|row_out_t\[1\] 3 REG LC_X12_Y8_N6 1 " "Info: 3: + IC(3.906 ns) + CELL(0.918 ns) = 9.019 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'translate:U2\|row_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.824 ns" { frequency_division:U1|clk_out_f translate:U2|row_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.42 % ) " "Info: Total cell delay = 3.375 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 62.58 % ) " "Info: Total interconnect delay = 5.644 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.019 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|row_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.019 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|row_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.906ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.885 ns + Longest register pin " "Info: + Longest register to pin delay is 4.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|row_out_t\[1\] 1 REG LC_X12_Y8_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'translate:U2\|row_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|row_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(2.322 ns) 4.885 ns row_out\[1\] 2 PIN PIN_112 0 " "Info: 2: + IC(2.563 ns) + CELL(2.322 ns) = 4.885 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'row_out\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.885 ns" { translate:U2|row_out_t[1] row_out[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.53 % ) " "Info: Total cell delay = 2.322 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.563 ns ( 52.47 % ) " "Info: Total interconnect delay = 2.563 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.885 ns" { translate:U2|row_out_t[1] row_out[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.885 ns" { translate:U2|row_out_t[1] {} row_out[1] {} } { 0.000ns 2.563ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.019 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|row_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.019 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|row_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.906ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.885 ns" { translate:U2|row_out_t[1] row_out[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "4.885 ns" { translate:U2|row_out_t[1] {} row_out[1] {} } { 0.000ns 2.563ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|start_out_t col_in\[1\] clk_in -1.720 ns register " "Info: th for register \"translate:U2\|start_out_t\" (data pin = \"col_in\[1\]\", clock pin = \"clk_in\") is -1.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|start_out_t 2 REG LC_X15_Y6_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y6_N9; Fanout = 2; REG Node = 'translate:U2\|start_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|start_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.760 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[1\] 1 PIN PIN_118 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 10; PIN Node = 'col_in\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.804 ns) 5.760 ns translate:U2\|start_out_t 2 REG LC_X15_Y6_N9 2 " "Info: 2: + IC(3.824 ns) + CELL(0.804 ns) = 5.760 ns; Loc. = LC_X15_Y6_N9; Fanout = 2; REG Node = 'translate:U2\|start_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.628 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game - 逻辑过 - 副本/translate.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 33.61 % ) " "Info: Total cell delay = 1.936 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.824 ns ( 66.39 % ) " "Info: Total interconnect delay = 3.824 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.760 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.760 ns" { col_in[1] {} col_in[1]~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 3.824ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.760 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.760 ns" { col_in[1] {} col_in[1]~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 3.824ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 08:50:17 2016 " "Info: Processing ended: Sat Oct 29 08:50:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
