{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638372554726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638372554726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 18:29:14 2021 " "Processing started: Wed Dec  1 18:29:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638372554726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638372554726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta counter -c top " "Command: quartus_sta counter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638372554726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638372554754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638372554820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638372554820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372554862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372554863 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638372555004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638372555004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638372555004 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1638372555004 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC2.sdc " "Reading SDC File: 'SDC2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638372555011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 7 Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(7): Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638372555011 ""}  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 7 Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(7): Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 8 Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(8): Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638372555012 ""}  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 8 Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(8): Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 9 Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(9): Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638372555012 ""}  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 9 Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(9): Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 10 Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(10): Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638372555012 ""}  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC2.sdc 10 Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC2.sdc(10): Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" "" { Text "/home/aleksei/local_edu/base/fpga/task_3/counter/SDC2.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638372555012 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_spi:master_spi\|clk_cnt_reg\[21\] " "Node: master_spi:master_spi\|clk_cnt_reg\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register master_spi:master_spi\|hex_cnt\[1\] master_spi:master_spi\|clk_cnt_reg\[21\] " "Register master_spi:master_spi\|hex_cnt\[1\] is being clocked by master_spi:master_spi\|clk_cnt_reg\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638372555014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638372555014 "|top|master_spi:master_spi|clk_cnt_reg[21]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555017 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1638372555017 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638372555017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638372555020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.721 " "Worst-case setup slack is 14.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.721               0.000 CLK  " "   14.721               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.904               0.000 altera_reserved_tck  " "   33.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "85195.395               0.000 clk_seg_reg\[12\]  " "85195.395               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 CLK  " "    0.332               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_seg_reg\[12\]  " "    0.452               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.027 " "Worst-case recovery slack is 96.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.027               0.000 altera_reserved_tck  " "   96.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.680 " "Worst-case removal slack is 1.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 altera_reserved_tck  " "    1.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.070 " "Worst-case minimum pulse width slack is 10.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.070               0.000 CLK  " "   10.070               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "42598.145               0.000 clk_seg_reg\[12\]  " "42598.145               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 98.034 ns " "Worst Case Available Settling Time: 98.034 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555082 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638372555082 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638372555085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638372555101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638372555315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_spi:master_spi\|clk_cnt_reg\[21\] " "Node: master_spi:master_spi\|clk_cnt_reg\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register master_spi:master_spi\|hex_cnt\[1\] master_spi:master_spi\|clk_cnt_reg\[21\] " "Register master_spi:master_spi\|hex_cnt\[1\] is being clocked by master_spi:master_spi\|clk_cnt_reg\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638372555373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638372555373 "|top|master_spi:master_spi|clk_cnt_reg[21]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555375 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1638372555375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.072 " "Worst-case setup slack is 15.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.072               0.000 CLK  " "   15.072               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.920               0.000 altera_reserved_tck  " "   34.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "85195.539               0.000 clk_seg_reg\[12\]  " "85195.539               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 CLK  " "    0.320               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_seg_reg\[12\]  " "    0.402               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.346 " "Worst-case recovery slack is 96.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.346               0.000 altera_reserved_tck  " "   96.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.519 " "Worst-case removal slack is 1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.519               0.000 altera_reserved_tck  " "    1.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.071 " "Worst-case minimum pulse width slack is 10.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.071               0.000 CLK  " "   10.071               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.318               0.000 altera_reserved_tck  " "   49.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "42598.096               0.000 clk_seg_reg\[12\]  " "42598.096               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555393 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 98.432 ns " "Worst Case Available Settling Time: 98.432 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555438 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638372555438 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638372555441 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_spi:master_spi\|clk_cnt_reg\[21\] " "Node: master_spi:master_spi\|clk_cnt_reg\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register master_spi:master_spi\|hex_cnt\[1\] master_spi:master_spi\|clk_cnt_reg\[21\] " "Register master_spi:master_spi\|hex_cnt\[1\] is being clocked by master_spi:master_spi\|clk_cnt_reg\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638372555531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638372555531 "|top|master_spi:master_spi|clk_cnt_reg[21]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) CLK (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Rise) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From CLK (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Rise) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Rise) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_seg_reg\[12\] (Fall) clk_seg_reg\[12\] (Fall) setup and hold " "From clk_seg_reg\[12\] (Fall) to clk_seg_reg\[12\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638372555533 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1638372555533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.101 " "Worst-case setup slack is 18.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.101               0.000 CLK  " "   18.101               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.431               0.000 altera_reserved_tck  " "   40.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "85196.187               0.000 clk_seg_reg\[12\]  " "85196.187               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 CLK  " "    0.105               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_seg_reg\[12\]  " "    0.186               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.145 " "Worst-case recovery slack is 98.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.145               0.000 altera_reserved_tck  " "   98.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.719 " "Worst-case removal slack is 0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 altera_reserved_tck  " "    0.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.772 " "Worst-case minimum pulse width slack is 9.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 CLK  " "    9.772               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "42598.159               0.000 clk_seg_reg\[12\]  " "42598.159               0.000 clk_seg_reg\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638372555549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638372555549 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 101.403 ns " "Worst Case Available Settling Time: 101.403 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638372555599 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638372555599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638372555856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638372555856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638372555905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  1 18:29:15 2021 " "Processing ended: Wed Dec  1 18:29:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638372555905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638372555905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638372555905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638372555905 ""}
