\hypertarget{group__Peripheral__registers__structures}{}\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group__Peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
Collaboration diagram for Peripheral\+\_\+registers\+\_\+structures\+:
% FIG 0
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structFDCAN__GlobalTypeDef}{FDCAN\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFDCAN__Config__TypeDef}{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network Configuration. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCRS__TypeDef}{CRS\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clock Recovery System. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMAC__TypeDef}{FMAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank1__TypeDef}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank1E__TypeDef}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank3__TypeDef}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structOPAMP__TypeDef}{OPAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structQUADSPI__TypeDef}{QUADSPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em QUAD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSAI__TypeDef}{SAI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSAI__Block__TypeDef}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__TypeDef}{USB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Serial Bus Full Speed Device. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCORDIC__TypeDef}{CORDIC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CORDIC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUCPD__TypeDef}{UCPD\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UCPD. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structHRTIM__Master__TypeDef}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structHRTIM__Timerx__TypeDef}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structHRTIM__Common__TypeDef}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structHRTIM__TypeDef}{HRTIM\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gaedd178daad5b492a1779b11c5ebeaa9a}\label{group__Peripheral__registers__structures_gaedd178daad5b492a1779b11c5ebeaa9a}} 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gaedd178daad5b492a1779b11c5ebeaa9a}{RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+6\+\_\+\+SUPPORT}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga010cf4b8ad8231efe3941d24a6993fca}\label{group__Peripheral__registers__structures_ga010cf4b8ad8231efe3941d24a6993fca}} 
\#define {\bfseries RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+\+NB}~4u
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga7a292396d5855d39672fe4aec8d58c6b}\label{group__Peripheral__registers__structures_ga7a292396d5855d39672fe4aec8d58c6b}} 
\#define {\bfseries RTC\+\_\+\+TAMP\+\_\+\+NB}~3u
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_gad20e9db91e94c57a943054850e29af8c}\label{group__Peripheral__registers__structures_gad20e9db91e94c57a943054850e29af8c}} 
\#define {\bfseries RTC\+\_\+\+BACKUP\+\_\+\+NB}~32u
\item 
\mbox{\Hypertarget{group__Peripheral__registers__structures_ga201501c47567e8286fad934d4d0c71a7}\label{group__Peripheral__registers__structures_ga201501c47567e8286fad934d4d0c71a7}} 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga201501c47567e8286fad934d4d0c71a7}{c7amba\+\_\+hrtim1\+\_\+v2\+\_\+0}}
\begin{DoxyCompactList}\small\item\em High resolution Timer (HRTIM) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
