Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: testSchema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testSchema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testSchema"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : testSchema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/writeByte.vhd" in Library work.
Architecture behavioral of Entity writebyte is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/readByte.vhd" in Library work.
Architecture behavioral of Entity readbyte is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/modul.vhd" in Library work.
Architecture behavioral of Entity modul is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema.vhf" in Library work.
Architecture behavioral of Entity testschema is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <testSchema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <writeByte> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <readByte> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modul> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <testSchema> in library <work> (Architecture <behavioral>).
Entity <testSchema> analyzed. Unit <testSchema> generated.

Analyzing Entity <writeByte> in library <work> (Architecture <behavioral>).
Entity <writeByte> analyzed. Unit <writeByte> generated.

Analyzing Entity <readByte> in library <work> (Architecture <behavioral>).
Entity <readByte> analyzed. Unit <readByte> generated.

Analyzing Entity <modul> in library <work> (Architecture <behavioral>).
Entity <modul> analyzed. Unit <modul> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <writeByte>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/writeByte.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <writeZero>.
    Found 1-bit register for signal <writeOne>.
    Found 1-bit 8-to-1 multiplexer for signal <data$mux0000> created at line 112.
    Found 32-bit register for signal <write_counter>.
    Found 32-bit adder for signal <write_counter$addsub0000> created at line 122.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <writeByte> synthesized.


Synthesizing Unit <readByte>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/readByte.vhd".
    Found finite state machine <FSM_1> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <read_bit>.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <read_buffor>.
    Found 5-bit comparator greatequal for signal <read_buffor_0$cmp_ge0000> created at line 129.
    Found 5-bit register for signal <read_counter>.
    Found 4-bit adder for signal <read_counter$add0000> created at line 135.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <readByte> synthesized.


Synthesizing Unit <modul>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/modul.vhd".
    Found finite state machine <FSM_2> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <readBit_detecion>.
    Found 16-bit up counter for signal <clock_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <modul> synthesized.


Synthesizing Unit <testSchema>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema.vhf".
WARNING:Xst:653 - Signal <XLXI_3_writeReset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <testSchema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 15
 1-bit register                                        : 12
 32-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_3/present_state/FSM> on signal <present_state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 write_1a | 0001
 write_1b | 0010
 write_0a | 0011
 write_0b | 0100
 read_a   | 0101
 read_b   | 0110
 read_c   | 0111
 read_d   | 1000
 reset_a  | 1001
 reset_b  | 1010
 reset_c  | 1011
 reset_d  | 1100
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_2/present_state/FSM> on signal <present_state[1:5]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00001
 readbit     | 01000
 waitforbusy | 00010
 waitforread | 10000
 done        | 00100
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/present_state/FSM> on signal <present_state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waitforbusy | 01
 writebit    | 10
 increment   | 11
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testSchema> ...

Optimizing unit <writeByte> ...

Optimizing unit <readByte> ...

Optimizing unit <modul> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testSchema, actual ratio is 11.
FlipFlop XLXI_3/present_state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testSchema.ngr
Top Level Output File Name         : testSchema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 319
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 46
#      LUT2                        : 9
#      LUT2_D                      : 6
#      LUT2_L                      : 1
#      LUT3                        : 20
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 114
#      LUT4_D                      : 4
#      LUT4_L                      : 8
#      MUXCY                       : 46
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 85
#      FD                          : 44
#      FDE                         : 9
#      FDR                         : 21
#      FDS                         : 10
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      114  out of    960    11%  
 Number of Slice Flip Flops:             85  out of   1920     4%  
 Number of 4 input LUTs:                216  out of   1920    11%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     66    22%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.726ns (Maximum Frequency: 114.593MHz)
   Minimum input arrival time before clock: 2.369ns
   Maximum output required time after clock: 5.878ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.726ns (frequency: 114.593MHz)
  Total number of paths / destination ports: 6499 / 121
-------------------------------------------------------------------------
Delay:               8.726ns (Levels of Logic = 6)
  Source:            XLXI_3/clock_counter_7 (FF)
  Destination:       XLXI_3/clock_counter_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_3/clock_counter_7 to XLXI_3/clock_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.780  XLXI_3/clock_counter_7 (XLXI_3/clock_counter_7)
     LUT4:I2->O            1   0.612   0.509  XLXI_3/present_state_FSM_FFd4-In24 (XLXI_3/present_state_FSM_FFd4-In24)
     LUT4:I0->O            2   0.612   0.383  XLXI_3/present_state_FSM_FFd4-In69 (XLXI_3/present_state_FSM_FFd4-In69)
     LUT4:I3->O            1   0.612   0.357  XLXI_3/present_state_FSM_FFd4-In83 (XLXI_3/present_state_FSM_FFd4-In83)
     MUXF5:S->O            1   0.641   0.360  XLXI_3/present_state_FSM_FFd4-In51_SW2 (N44)
     LUT4:I3->O            2   0.612   0.449  XLXI_3/present_state_FSM_FFd4-In125 (XLXI_3/present_state_FSM_FFd4-In125)
     LUT4:I1->O           16   0.612   0.879  XLXI_3/present_state_FSM_Out21 (XLXI_3/present_state_cmp_eq0009)
     FDR:R                     0.795          XLXI_3/clock_counter_0
    ----------------------------------------
    Total                      8.726ns (5.010ns logic, 3.716ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.369ns (Levels of Logic = 2)
  Source:            start_read (PAD)
  Destination:       XLXI_2/present_state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: start_read to XLXI_2/present_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.383  start_read_IBUF (start_read_IBUF)
     LUT4:I3->O            1   0.612   0.000  XLXI_2/present_state_FSM_FFd4-In1 (XLXI_2/present_state_FSM_FFd4-In1)
     FDS:D                     0.268          XLXI_2/present_state_FSM_FFd4
    ----------------------------------------
    Total                      2.369ns (1.986ns logic, 0.383ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 11
-------------------------------------------------------------------------
Offset:              5.878ns (Levels of Logic = 2)
  Source:            XLXI_1/present_state_FSM_FFd2 (FF)
  Destination:       busy_write (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_1/present_state_FSM_FFd2 to busy_write
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.514   1.226  XLXI_1/present_state_FSM_FFd2 (XLXI_1/present_state_FSM_FFd2)
     LUT2:I0->O            1   0.612   0.357  XLXI_1/present_state_FSM_Out31 (busy_write_OBUF)
     OBUF:I->O                 3.169          busy_write_OBUF (busy_write)
    ----------------------------------------
    Total                      5.878ns (4.295ns logic, 1.583ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.72 secs
 
--> 

Total memory usage is 216776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

