-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ethernet_axis_ip is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_TVALID : IN STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    fifo_out_TREADY : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    fifo_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    fifo_out_TVALID : OUT STD_LOGIC;
    fifo_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    fifo_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_fifo_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rx_fifo_V_data_V_empty_n : IN STD_LOGIC;
    rx_fifo_V_data_V_read : OUT STD_LOGIC;
    rx_fifo_V_keep_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    rx_fifo_V_keep_V_empty_n : IN STD_LOGIC;
    rx_fifo_V_keep_V_read : OUT STD_LOGIC;
    rx_fifo_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_fifo_V_last_V_empty_n : IN STD_LOGIC;
    rx_fifo_V_last_V_read : OUT STD_LOGIC );
end;


architecture behav of ethernet_axis_ip is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv8_52 : STD_LOGIC_VECTOR (7 downto 0) := "01010010";
    constant ap_const_lv48_DEADBEEF0000 : STD_LOGIC_VECTOR (47 downto 0) := "110111101010110110111110111011110000000000000000";
    constant ap_const_lv8_57 : STD_LOGIC_VECTOR (7 downto 0) := "01010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFF8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal rx_fifo_V_data_V0_status : STD_LOGIC;
    signal fsm_state_V_load_load_fu_411_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_2_load_fu_447_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_op16_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal data_out_V_data_V_1_ack_in : STD_LOGIC;
    signal fsm_state_V_load_reg_1217 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal fsm_state_V_load_reg_1217_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tx_fifo_V_data_V_1_ack_in : STD_LOGIC;
    signal t_V_reg_1314 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_1314_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_reg_1322 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1322_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1326 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1326_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op193_write_state3 : BOOLEAN;
    signal ap_predicate_op194_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal data_out_V_keep_V_1_ack_in : STD_LOGIC;
    signal data_out_V_last_V_1_ack_in : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_ack_in : STD_LOGIC;
    signal tx_fifo_V_last_V_1_ack_in : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal fsm_state_V_load_reg_1217_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_1314_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_reg_1322_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1326_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op223_write_state4 : BOOLEAN;
    signal ap_predicate_op224_write_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_out_V_data_V_1_data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_V_data_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_V_data_V_1_vld_in : STD_LOGIC;
    signal data_out_V_data_V_1_vld_out : STD_LOGIC;
    signal data_out_V_data_V_1_ack_out : STD_LOGIC;
    signal data_out_V_data_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_V_data_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal data_out_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal data_out_V_data_V_1_sel : STD_LOGIC;
    signal data_out_V_data_V_1_load_A : STD_LOGIC;
    signal data_out_V_data_V_1_load_B : STD_LOGIC;
    signal data_out_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal data_out_V_keep_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal data_out_V_keep_V_1_vld_in : STD_LOGIC;
    signal data_out_V_keep_V_1_vld_out : STD_LOGIC;
    signal data_out_V_keep_V_1_ack_out : STD_LOGIC;
    signal data_out_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal data_out_V_keep_V_1_sel : STD_LOGIC;
    signal data_out_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_vld_in : STD_LOGIC;
    signal data_out_V_last_V_1_vld_out : STD_LOGIC;
    signal data_out_V_last_V_1_ack_out : STD_LOGIC;
    signal data_out_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal data_out_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal data_out_V_last_V_1_sel : STD_LOGIC;
    signal data_out_V_last_V_1_load_A : STD_LOGIC;
    signal data_out_V_last_V_1_load_B : STD_LOGIC;
    signal data_out_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal tx_fifo_V_data_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_fifo_V_data_V_1_vld_in : STD_LOGIC;
    signal tx_fifo_V_data_V_1_vld_out : STD_LOGIC;
    signal tx_fifo_V_data_V_1_ack_out : STD_LOGIC;
    signal tx_fifo_V_data_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_fifo_V_data_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_fifo_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal tx_fifo_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal tx_fifo_V_data_V_1_sel : STD_LOGIC;
    signal tx_fifo_V_data_V_1_load_A : STD_LOGIC;
    signal tx_fifo_V_data_V_1_load_B : STD_LOGIC;
    signal tx_fifo_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tx_fifo_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal tx_fifo_V_keep_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal tx_fifo_V_keep_V_1_vld_in : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_vld_out : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_ack_out : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal tx_fifo_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal tx_fifo_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal tx_fifo_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal tx_fifo_V_keep_V_1_sel : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_load_A : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_load_B : STD_LOGIC;
    signal tx_fifo_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tx_fifo_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal tx_fifo_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_fifo_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_fifo_V_last_V_1_vld_in : STD_LOGIC;
    signal tx_fifo_V_last_V_1_vld_out : STD_LOGIC;
    signal tx_fifo_V_last_V_1_ack_out : STD_LOGIC;
    signal tx_fifo_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_fifo_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_fifo_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal tx_fifo_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal tx_fifo_V_last_V_1_sel : STD_LOGIC;
    signal tx_fifo_V_last_V_1_load_A : STD_LOGIC;
    signal tx_fifo_V_last_V_1_load_B : STD_LOGIC;
    signal tx_fifo_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tx_fifo_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal fsm_state_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal rx_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rx_ready_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal dest_address_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal src_address_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal mac_type_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ethernet_axi_id_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal word_count_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal axi_command_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tx_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal axis_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal send_tx_word_count_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal send_rx_word_count_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal fifo_out_TDATA_blk_n : STD_LOGIC;
    signal rx_fifo_V_data_V_blk_n : STD_LOGIC;
    signal rx_fifo_V_keep_V_blk_n : STD_LOGIC;
    signal rx_fifo_V_last_V_blk_n : STD_LOGIC;
    signal tmp_last_V_3_reg_252 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_459_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_i_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_i_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_i_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_fu_605_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_11_fu_629_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_13_fu_643_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_10_fu_685_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_V_1_load_fu_677_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_9_fu_699_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_8_fu_721_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_2_reg_1299 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_2_reg_1299_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_1_reg_1304 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_keep_V_1_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_2_reg_1309 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_2_reg_1309_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_load_fu_761_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_i_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_reg_1330_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_i_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_i_reg_1337 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_i_reg_1337_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1343_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_reg_1349 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_i_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_i_reg_1361 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_reg_1366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_reg_1366_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal word_count_V_flag_1_s_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_demorgan_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_demorgan_reg_1378 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_1383 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1394 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_keep_V_2_fu_1208_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_tmp_last_V_3_phi_fu_256_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tmp_last_V_1_phi_fu_275_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge3_i_phi_fu_293_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge3_i_reg_290 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_i_fu_979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge2_i_phi_fu_350_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge2_i_reg_347 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_nbreadreq_fu_200_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_4_cast_i_fu_1052_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_data_V_3_reg_357 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_data_V_reg_373 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_data_V_reg_373 : STD_LOGIC_VECTOR (63 downto 0);
    signal rx_fifo_V_data_V0_update : STD_LOGIC;
    signal tmp_1_nbreadreq_fu_212_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_cast_i_fu_663_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal storemerge1_i_fu_735_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal storemerge5_i_fu_1020_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_i_fu_511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_i_fu_523_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_i_fu_535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_i_fu_547_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_i_fu_559_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_i_fu_571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_i_fu_583_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_875_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_1_fu_808_p5 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_s_fu_895_p5 : STD_LOGIC_VECTOR (47 downto 0);
    signal word_count_V_new_1_i_fu_1012_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_776_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_7_fu_601_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_402_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_625_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_tmp_last_V_9_i_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_717_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_804_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_1_i_fu_885_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_i_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_i_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_998_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_demorgan_i_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_demorgan_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_demorgan_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_demorgan_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_cast_cast_fu_1145_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newSel1_fu_1152_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newSel7_fu_1184_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_cond2_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_1164_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel5_cast_cast_fu_1177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond8_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel7_cast_fu_1191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel9_fu_1200_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1400 : BOOLEAN;
    signal ap_condition_1404 : BOOLEAN;
    signal ap_condition_541 : BOOLEAN;
    signal ap_condition_168 : BOOLEAN;
    signal ap_condition_969 : BOOLEAN;
    signal ap_condition_924 : BOOLEAN;
    signal ap_condition_878 : BOOLEAN;
    signal ap_condition_880 : BOOLEAN;
    signal ap_condition_882 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    data_out_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((data_out_V_data_V_1_ack_out = ap_const_logic_1) and (data_out_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        data_out_V_data_V_1_sel_rd <= not(data_out_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((data_out_V_data_V_1_ack_in = ap_const_logic_1) and (data_out_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        data_out_V_data_V_1_sel_wr <= not(data_out_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((data_out_V_data_V_1_state = ap_const_lv2_2) and (data_out_V_data_V_1_vld_in = ap_const_logic_0)) or ((data_out_V_data_V_1_state = ap_const_lv2_3) and (data_out_V_data_V_1_vld_in = ap_const_logic_0) and (data_out_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    data_out_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((data_out_V_data_V_1_state = ap_const_lv2_1) and (data_out_V_data_V_1_ack_out = ap_const_logic_0)) or ((data_out_V_data_V_1_state = ap_const_lv2_3) and (data_out_V_data_V_1_ack_out = ap_const_logic_0) and (data_out_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((data_out_V_data_V_1_vld_in = ap_const_logic_0) and (data_out_V_data_V_1_ack_out = ap_const_logic_1))) and not(((data_out_V_data_V_1_ack_out = ap_const_logic_0) and (data_out_V_data_V_1_vld_in = ap_const_logic_1))) and (data_out_V_data_V_1_state = ap_const_lv2_3)) or ((data_out_V_data_V_1_state = ap_const_lv2_1) and (data_out_V_data_V_1_ack_out = ap_const_logic_1)) or ((data_out_V_data_V_1_state = ap_const_lv2_2) and (data_out_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    data_out_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_out_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((data_out_V_keep_V_1_ack_out = ap_const_logic_1) and (data_out_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        data_out_V_keep_V_1_sel_rd <= not(data_out_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((data_out_V_keep_V_1_state = ap_const_lv2_2) and (data_out_V_keep_V_1_vld_in = ap_const_logic_0)) or ((data_out_V_keep_V_1_state = ap_const_lv2_3) and (data_out_V_keep_V_1_vld_in = ap_const_logic_0) and (data_out_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    data_out_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((data_out_V_keep_V_1_state = ap_const_lv2_1) and (data_out_V_keep_V_1_ack_out = ap_const_logic_0)) or ((data_out_V_keep_V_1_state = ap_const_lv2_3) and (data_out_V_keep_V_1_ack_out = ap_const_logic_0) and (data_out_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((data_out_V_keep_V_1_vld_in = ap_const_logic_0) and (data_out_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((data_out_V_keep_V_1_ack_out = ap_const_logic_0) and (data_out_V_keep_V_1_vld_in = ap_const_logic_1))) and (data_out_V_keep_V_1_state = ap_const_lv2_3)) or ((data_out_V_keep_V_1_state = ap_const_lv2_1) and (data_out_V_keep_V_1_ack_out = ap_const_logic_1)) or ((data_out_V_keep_V_1_state = ap_const_lv2_2) and (data_out_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    data_out_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((data_out_V_last_V_1_ack_out = ap_const_logic_1) and (data_out_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        data_out_V_last_V_1_sel_rd <= not(data_out_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((data_out_V_last_V_1_vld_in = ap_const_logic_1) and (data_out_V_last_V_1_ack_in = ap_const_logic_1))) then 
                                        data_out_V_last_V_1_sel_wr <= not(data_out_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_out_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((data_out_V_last_V_1_state = ap_const_lv2_2) and (data_out_V_last_V_1_vld_in = ap_const_logic_0)) or ((data_out_V_last_V_1_state = ap_const_lv2_3) and (data_out_V_last_V_1_vld_in = ap_const_logic_0) and (data_out_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((data_out_V_last_V_1_state = ap_const_lv2_1) and (data_out_V_last_V_1_ack_out = ap_const_logic_0)) or ((data_out_V_last_V_1_state = ap_const_lv2_3) and (data_out_V_last_V_1_ack_out = ap_const_logic_0) and (data_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((data_out_V_last_V_1_vld_in = ap_const_logic_0) and (data_out_V_last_V_1_ack_out = ap_const_logic_1))) and not(((data_out_V_last_V_1_ack_out = ap_const_logic_0) and (data_out_V_last_V_1_vld_in = ap_const_logic_1))) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_V_last_V_1_state = ap_const_lv2_1) and (data_out_V_last_V_1_ack_out = ap_const_logic_1)) or ((data_out_V_last_V_1_state = ap_const_lv2_2) and (data_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    data_out_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((tx_fifo_V_data_V_1_ack_out = ap_const_logic_1) and (tx_fifo_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        tx_fifo_V_data_V_1_sel_rd <= not(tx_fifo_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((tx_fifo_V_data_V_1_ack_in = ap_const_logic_1) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        tx_fifo_V_data_V_1_sel_wr <= not(tx_fifo_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((tx_fifo_V_data_V_1_state = ap_const_lv2_2) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_0)) or ((tx_fifo_V_data_V_1_state = ap_const_lv2_3) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    tx_fifo_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((tx_fifo_V_data_V_1_state = ap_const_lv2_1) and (tx_fifo_V_data_V_1_ack_out = ap_const_logic_0)) or ((tx_fifo_V_data_V_1_state = ap_const_lv2_3) and (tx_fifo_V_data_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((tx_fifo_V_data_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_data_V_1_ack_out = ap_const_logic_1))) and not(((tx_fifo_V_data_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_1))) and (tx_fifo_V_data_V_1_state = ap_const_lv2_3)) or ((tx_fifo_V_data_V_1_state = ap_const_lv2_1) and (tx_fifo_V_data_V_1_ack_out = ap_const_logic_1)) or ((tx_fifo_V_data_V_1_state = ap_const_lv2_2) and (tx_fifo_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    tx_fifo_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((tx_fifo_V_keep_V_1_ack_out = ap_const_logic_1) and (tx_fifo_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        tx_fifo_V_keep_V_1_sel_rd <= not(tx_fifo_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((tx_fifo_V_keep_V_1_vld_in = ap_const_logic_1) and (tx_fifo_V_keep_V_1_ack_in = ap_const_logic_1))) then 
                                        tx_fifo_V_keep_V_1_sel_wr <= not(tx_fifo_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((tx_fifo_V_keep_V_1_state = ap_const_lv2_2) and (tx_fifo_V_keep_V_1_vld_in = ap_const_logic_0)) or ((tx_fifo_V_keep_V_1_state = ap_const_lv2_3) and (tx_fifo_V_keep_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    tx_fifo_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((tx_fifo_V_keep_V_1_state = ap_const_lv2_1) and (tx_fifo_V_keep_V_1_ack_out = ap_const_logic_0)) or ((tx_fifo_V_keep_V_1_state = ap_const_lv2_3) and (tx_fifo_V_keep_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((tx_fifo_V_keep_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((tx_fifo_V_keep_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_keep_V_1_vld_in = ap_const_logic_1))) and (tx_fifo_V_keep_V_1_state = ap_const_lv2_3)) or ((tx_fifo_V_keep_V_1_state = ap_const_lv2_1) and (tx_fifo_V_keep_V_1_ack_out = ap_const_logic_1)) or ((tx_fifo_V_keep_V_1_state = ap_const_lv2_2) and (tx_fifo_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    tx_fifo_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((tx_fifo_V_last_V_1_ack_out = ap_const_logic_1) and (tx_fifo_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        tx_fifo_V_last_V_1_sel_rd <= not(tx_fifo_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((tx_fifo_V_last_V_1_vld_in = ap_const_logic_1) and (tx_fifo_V_last_V_1_ack_in = ap_const_logic_1))) then 
                                        tx_fifo_V_last_V_1_sel_wr <= not(tx_fifo_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    tx_fifo_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tx_fifo_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((tx_fifo_V_last_V_1_state = ap_const_lv2_2) and (tx_fifo_V_last_V_1_vld_in = ap_const_logic_0)) or ((tx_fifo_V_last_V_1_state = ap_const_lv2_3) and (tx_fifo_V_last_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    tx_fifo_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((tx_fifo_V_last_V_1_state = ap_const_lv2_1) and (tx_fifo_V_last_V_1_ack_out = ap_const_logic_0)) or ((tx_fifo_V_last_V_1_state = ap_const_lv2_3) and (tx_fifo_V_last_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((tx_fifo_V_last_V_1_vld_in = ap_const_logic_0) and (tx_fifo_V_last_V_1_ack_out = ap_const_logic_1))) and not(((tx_fifo_V_last_V_1_ack_out = ap_const_logic_0) and (tx_fifo_V_last_V_1_vld_in = ap_const_logic_1))) and (tx_fifo_V_last_V_1_state = ap_const_lv2_3)) or ((tx_fifo_V_last_V_1_state = ap_const_lv2_1) and (tx_fifo_V_last_V_1_ack_out = ap_const_logic_1)) or ((tx_fifo_V_last_V_1_state = ap_const_lv2_2) and (tx_fifo_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    tx_fifo_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    tx_fifo_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_168)) then
                if (((send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 <= rx_fifo_V_data_V_dout;
                elsif (((t_V_2_load_fu_447_p1 = ap_const_lv2_0) and (fsm_state_V = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 <= p_Result_11_fu_629_p3;
                elsif (((t_V_2_load_fu_447_p1 = ap_const_lv2_1) and (fsm_state_V = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 <= p_Result_12_fu_605_p6;
                elsif (((t_V_2_load_fu_447_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_3))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 <= p_Result_13_fu_643_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357 <= ap_phi_reg_pp0_iter0_tmp_data_V_3_reg_357;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_data_V_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_168)) then
                if (((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (t_V_1_load_fu_677_p1 = ap_const_lv2_0))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_reg_373 <= p_Result_8_fu_721_p3;
                elsif (((t_V_1_load_fu_677_p1 = ap_const_lv2_1) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_reg_373 <= p_Result_9_fu_699_p5;
                elsif (((t_V_1_load_fu_677_p1 = ap_const_lv2_2) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2))) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_reg_373 <= p_Result_10_fu_685_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_data_V_reg_373 <= ap_phi_reg_pp0_iter0_tmp_data_V_reg_373;
                end if;
            end if; 
        end if;
    end process;

    fsm_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_168)) then
                if ((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_0)) then 
                    fsm_state_V <= ap_phi_mux_storemerge2_i_phi_fu_350_p4;
                elsif ((fsm_state_V = ap_const_lv2_1)) then 
                    fsm_state_V <= storemerge5_i_fu_1020_p3;
                elsif ((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2)) then 
                    fsm_state_V <= storemerge1_i_fu_735_p3;
                elsif ((fsm_state_V = ap_const_lv2_3)) then 
                    fsm_state_V <= storemerge_cast_i_fu_663_p3;
                end if;
            end if; 
        end if;
    end process;

    rx_len_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                rx_len_V <= ap_const_lv16_0;
            elsif (((tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_10_i_fu_469_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_13_i_fu_583_p2;
            elsif (((tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_14_i_fu_475_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_16_i_fu_571_p2;
            elsif (((tmp_14_i_fu_475_p2 = ap_const_lv1_0) and (tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_i_fu_481_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_19_i_fu_559_p2;
            elsif (((tmp_17_i_fu_481_p2 = ap_const_lv1_0) and (tmp_14_i_fu_475_p2 = ap_const_lv1_0) and (tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_20_i_fu_487_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_22_i_fu_547_p2;
            elsif (((tmp_20_i_fu_487_p2 = ap_const_lv1_0) and (tmp_17_i_fu_481_p2 = ap_const_lv1_0) and (tmp_14_i_fu_475_p2 = ap_const_lv1_0) and (tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_i_fu_493_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_25_i_fu_535_p2;
            elsif (((tmp_23_i_fu_493_p2 = ap_const_lv1_0) and (tmp_20_i_fu_487_p2 = ap_const_lv1_0) and (tmp_17_i_fu_481_p2 = ap_const_lv1_0) and (tmp_14_i_fu_475_p2 = ap_const_lv1_0) and (tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_26_i_fu_499_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_28_i_fu_523_p2;
            elsif (((tmp_26_i_fu_499_p2 = ap_const_lv1_0) and (tmp_23_i_fu_493_p2 = ap_const_lv1_0) and (tmp_20_i_fu_487_p2 = ap_const_lv1_0) and (tmp_17_i_fu_481_p2 = ap_const_lv1_0) and (tmp_14_i_fu_475_p2 = ap_const_lv1_0) and (tmp_10_i_fu_469_p2 = ap_const_lv1_0) and (tmp_4_i_fu_463_p2 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_29_i_fu_505_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                rx_len_V <= tmp_31_i_fu_511_p2;
            elsif ((((tmp_last_V_fu_459_p1 = ap_const_lv1_0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_4_i_fu_463_p2 = ap_const_lv1_1) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1)))) then 
                rx_len_V <= grp_fu_391_p2;
            end if; 
        end if;
    end process;

    rx_ready_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_168)) then
                if ((ap_const_boolean_1 = ap_condition_924)) then 
                    rx_ready_V <= ap_const_lv1_1;
                elsif ((fsm_state_V = ap_const_lv2_3)) then 
                    rx_ready_V <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    send_rx_word_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_878)) then
                if ((t_V_2_load_fu_447_p1 = ap_const_lv2_3)) then 
                    send_rx_word_count_V <= ap_const_lv2_0;
                elsif ((t_V_2_load_fu_447_p1 = ap_const_lv2_0)) then 
                    send_rx_word_count_V <= ap_const_lv2_1;
                elsif ((t_V_2_load_fu_447_p1 = ap_const_lv2_1)) then 
                    send_rx_word_count_V <= ap_const_lv2_2;
                elsif (((send_rx_word_count_V = ap_const_lv2_2) and (tmp_last_V_fu_459_p1 = ap_const_lv1_1))) then 
                    send_rx_word_count_V <= ap_const_lv2_3;
                end if;
            end if; 
        end if;
    end process;

    send_tx_word_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_880)) then
                if ((t_V_1_load_fu_677_p1 = ap_const_lv2_0)) then 
                    send_tx_word_count_V <= ap_const_lv2_1;
                elsif ((t_V_1_load_fu_677_p1 = ap_const_lv2_1)) then 
                    send_tx_word_count_V <= ap_const_lv2_2;
                elsif ((t_V_1_load_fu_677_p1 = ap_const_lv2_2)) then 
                    send_tx_word_count_V <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    src_address_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_882)) then
                if ((t_V_load_fu_761_p1 = ap_const_lv2_0)) then 
                    src_address_V <= p_Result_s_fu_895_p5;
                elsif ((t_V_load_fu_761_p1 = ap_const_lv2_1)) then 
                    src_address_V <= p_Result_1_fu_808_p5;
                end if;
            end if; 
        end if;
    end process;

    tmp_last_V_1_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (t_V_1_load_fu_677_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((t_V_1_load_fu_677_p1 = ap_const_lv2_1) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tmp_last_V_1_reg_271 <= ap_const_lv1_0;
            elsif (((t_V_1_load_fu_677_p1 = ap_const_lv2_2) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_last_V_1_reg_271 <= ap_const_lv1_1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_last_V_1_reg_271 <= ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271;
            end if; 
        end if;
    end process;

    tmp_last_V_3_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((t_V_2_load_fu_447_p1 = ap_const_lv2_0) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((t_V_2_load_fu_447_p1 = ap_const_lv2_1) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tmp_last_V_3_reg_252 <= ap_const_lv1_0;
            elsif (((t_V_2_load_fu_447_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_last_V_3_reg_252 <= ap_const_lv1_1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_last_V_3_reg_252 <= ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252;
            end if; 
        end if;
    end process;

    tx_len_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_882)) then
                if (((or_cond_i_fu_925_p2 = ap_const_lv1_0) and (t_V_load_fu_761_p1 = ap_const_lv2_3))) then 
                    tx_len_V <= ap_phi_mux_storemerge3_i_phi_fu_293_p4;
                elsif ((t_V_load_fu_761_p1 = ap_const_lv2_2)) then 
                    tx_len_V <= tmp_4_fu_776_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((t_V_load_fu_761_p1 = ap_const_lv2_1) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                axi_command_V <= data_in_TDATA(63 downto 56);
                ethernet_axi_id_V <= data_in_TDATA(55 downto 48);
                mac_type_V <= data_in_TDATA(47 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((t_V_load_fu_761_p1 = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                axis_len_V <= tmp_4_fu_776_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_data_V_1_load_A = ap_const_logic_1)) then
                data_out_V_data_V_1_payload_A <= data_out_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_data_V_1_load_B = ap_const_logic_1)) then
                data_out_V_data_V_1_payload_B <= data_out_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_last_V_1_load_A = ap_const_logic_1)) then
                data_out_V_last_V_1_payload_A <= data_out_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_last_V_1_load_B = ap_const_logic_1)) then
                data_out_V_last_V_1_payload_B <= data_out_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dest_address_V <= tmp_2_fu_875_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fsm_state_V_load_reg_1217 <= fsm_state_V;
                fsm_state_V_load_reg_1217_pp0_iter1_reg <= fsm_state_V_load_reg_1217;
                or_cond_i_reg_1322_pp0_iter1_reg <= or_cond_i_reg_1322;
                t_V_reg_1314_pp0_iter1_reg <= t_V_reg_1314;
                tmp_12_i_reg_1330_pp0_iter1_reg <= tmp_12_i_reg_1330;
                tmp_15_i_reg_1337_pp0_iter1_reg <= tmp_15_i_reg_1337;
                tmp_18_i_reg_1343_pp0_iter1_reg <= tmp_18_i_reg_1343;
                tmp_30_i_reg_1366_pp0_iter1_reg <= tmp_30_i_reg_1366;
                tmp_6_i_reg_1326_pp0_iter1_reg <= tmp_6_i_reg_1326;
                tmp_data_V_2_reg_1299_pp0_iter1_reg <= tmp_data_V_2_reg_1299;
                tmp_keep_V_1_reg_1304_pp0_iter1_reg <= tmp_keep_V_1_reg_1304;
                tmp_last_V_2_reg_1309_pp0_iter1_reg <= tmp_last_V_2_reg_1309;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                fsm_state_V_load_reg_1217_pp0_iter2_reg <= fsm_state_V_load_reg_1217_pp0_iter1_reg;
                or_cond_i_reg_1322_pp0_iter2_reg <= or_cond_i_reg_1322_pp0_iter1_reg;
                t_V_reg_1314_pp0_iter2_reg <= t_V_reg_1314_pp0_iter1_reg;
                tmp_6_i_reg_1326_pp0_iter2_reg <= tmp_6_i_reg_1326_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_i_reg_1322 <= or_cond_i_fu_925_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_i_reg_1326 = ap_const_lv1_0) and (or_cond_i_reg_1322 = ap_const_lv1_0) and (fsm_state_V_load_reg_1217 = ap_const_lv2_1) and (t_V_reg_1314 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_reg_1394 <= or_cond_fu_1119_p2;
                sel_tmp1_reg_1383 <= sel_tmp1_fu_1082_p2;
                sel_tmp7_demorgan_reg_1378 <= sel_tmp7_demorgan_fu_1067_p2;
                sel_tmp9_reg_1389 <= sel_tmp9_fu_1114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsm_state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_reg_1314 <= word_count_V;
                tmp_data_V_2_reg_1299 <= data_in_TDATA;
                tmp_keep_V_1_reg_1304 <= data_in_TKEEP;
                tmp_last_V_2_reg_1309 <= data_in_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_i_fu_931_p2 = ap_const_lv1_0) and (or_cond_i_fu_925_p2 = ap_const_lv1_0) and (t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_12_i_reg_1330 <= tmp_12_i_fu_937_p2;
                tmp_15_i_reg_1337 <= tmp_15_i_fu_943_p2;
                tmp_18_i_reg_1343 <= tmp_18_i_fu_949_p2;
                tmp_21_i_reg_1349 <= tmp_21_i_fu_955_p2;
                tmp_24_i_reg_1355 <= tmp_24_i_fu_961_p2;
                tmp_27_i_reg_1361 <= tmp_27_i_fu_967_p2;
                tmp_30_i_reg_1366 <= tmp_30_i_fu_973_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_fu_925_p2 = ap_const_lv1_0) and (t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_i_reg_1326 <= tmp_6_i_fu_931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_data_V_1_load_A = ap_const_logic_1)) then
                tx_fifo_V_data_V_1_payload_A <= tmp_data_V_2_reg_1299_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_data_V_1_load_B = ap_const_logic_1)) then
                tx_fifo_V_data_V_1_payload_B <= tmp_data_V_2_reg_1299_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_keep_V_1_load_A = ap_const_logic_1)) then
                tx_fifo_V_keep_V_1_payload_A <= tx_fifo_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_keep_V_1_load_B = ap_const_logic_1)) then
                tx_fifo_V_keep_V_1_payload_B <= tx_fifo_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_last_V_1_load_A = ap_const_logic_1)) then
                tx_fifo_V_last_V_1_payload_A <= tx_fifo_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tx_fifo_V_last_V_1_load_B = ap_const_logic_1)) then
                tx_fifo_V_last_V_1_payload_B <= tx_fifo_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (word_count_V_flag_1_s_fu_1006_p2 = ap_const_lv1_1))) then
                word_count_V <= word_count_V_new_1_i_fu_1012_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, rx_fifo_V_data_V0_status, ap_predicate_op16_read_state1, data_in_TVALID, data_out_V_data_V_1_ack_in, tx_fifo_V_data_V_1_ack_in, data_out_V_keep_V_1_ack_in, data_out_V_last_V_1_ack_in, tx_fifo_V_keep_V_1_ack_in, tx_fifo_V_last_V_1_ack_in, fsm_state_V)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((fsm_state_V = ap_const_lv2_1) and (data_in_TVALID = ap_const_logic_0)) or ((rx_fifo_V_data_V0_status = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) or (data_out_V_data_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_last_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_keep_V_1_ack_in = ap_const_logic_0) or (data_out_V_last_V_1_ack_in = ap_const_logic_0) or (data_out_V_keep_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rx_fifo_V_data_V0_status, ap_predicate_op16_read_state1, data_in_TVALID, data_out_V_data_V_1_ack_in, ap_block_state2_io, tx_fifo_V_data_V_1_ack_in, ap_block_state3_io, data_out_V_keep_V_1_ack_in, data_out_V_last_V_1_ack_in, tx_fifo_V_keep_V_1_ack_in, tx_fifo_V_last_V_1_ack_in, ap_block_state4_io, fsm_state_V)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((fsm_state_V = ap_const_lv2_1) and (data_in_TVALID = ap_const_logic_0)) or ((rx_fifo_V_data_V0_status = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) or (data_out_V_data_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_last_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_keep_V_1_ack_in = ap_const_logic_0) or (data_out_V_last_V_1_ack_in = ap_const_logic_0) or (data_out_V_keep_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_io))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rx_fifo_V_data_V0_status, ap_predicate_op16_read_state1, data_in_TVALID, data_out_V_data_V_1_ack_in, ap_block_state2_io, tx_fifo_V_data_V_1_ack_in, ap_block_state3_io, data_out_V_keep_V_1_ack_in, data_out_V_last_V_1_ack_in, tx_fifo_V_keep_V_1_ack_in, tx_fifo_V_last_V_1_ack_in, ap_block_state4_io, fsm_state_V)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((fsm_state_V = ap_const_lv2_1) and (data_in_TVALID = ap_const_logic_0)) or ((rx_fifo_V_data_V0_status = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) or (data_out_V_data_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_last_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_keep_V_1_ack_in = ap_const_logic_0) or (data_out_V_last_V_1_ack_in = ap_const_logic_0) or (data_out_V_keep_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_io))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rx_fifo_V_data_V0_status, ap_predicate_op16_read_state1, data_in_TVALID, fsm_state_V)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((fsm_state_V = ap_const_lv2_1) and (data_in_TVALID = ap_const_logic_0)) or ((rx_fifo_V_data_V0_status = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(data_out_V_data_V_1_ack_in, fsm_state_V_load_reg_1217)
    begin
                ap_block_state2_io <= (((fsm_state_V_load_reg_1217 = ap_const_lv2_2) and (data_out_V_data_V_1_ack_in = ap_const_logic_0)) or ((fsm_state_V_load_reg_1217 = ap_const_lv2_3) and (data_out_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(data_out_V_data_V_1_ack_in, fsm_state_V_load_reg_1217_pp0_iter1_reg, tx_fifo_V_data_V_1_ack_in, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3)
    begin
                ap_block_state3_io <= (((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op194_write_state3 = ap_const_boolean_1)) or ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_2) and (data_out_V_data_V_1_ack_in = ap_const_logic_0)) or ((fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_3) and (data_out_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(tx_fifo_V_data_V_1_ack_in, ap_predicate_op223_write_state4, ap_predicate_op224_write_state4)
    begin
                ap_block_state4_io <= (((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op224_write_state4 = ap_const_boolean_1)) or ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op223_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(data_out_V_data_V_1_ack_in, tx_fifo_V_data_V_1_ack_in, data_out_V_keep_V_1_ack_in, data_out_V_last_V_1_ack_in, tx_fifo_V_keep_V_1_ack_in, tx_fifo_V_last_V_1_ack_in)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((tx_fifo_V_data_V_1_ack_in = ap_const_logic_0) or (data_out_V_data_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_last_V_1_ack_in = ap_const_logic_0) or (tx_fifo_V_keep_V_1_ack_in = ap_const_logic_0) or (data_out_V_last_V_1_ack_in = ap_const_logic_0) or (data_out_V_keep_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_1400_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V_load_load_fu_411_p1, ap_block_pp0_stage0)
    begin
                ap_condition_1400 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1404_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V, ap_block_pp0_stage0, t_V_load_fu_761_p1, or_cond_i_fu_925_p2)
    begin
                ap_condition_1404 <= ((or_cond_i_fu_925_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_168_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_168 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_541_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V, ap_block_pp0_stage0)
    begin
                ap_condition_541 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_878_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, fsm_state_V)
    begin
                ap_condition_878 <= ((fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_880_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V_load_load_fu_411_p1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_880 <= ((fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_882_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, fsm_state_V)
    begin
                ap_condition_882 <= ((fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_924_assign_proc : process(fsm_state_V, t_V_load_fu_761_p1, tmp_8_i_fu_792_p2)
    begin
                ap_condition_924 <= ((t_V_load_fu_761_p1 = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_1) and (tmp_8_i_fu_792_p2 = ap_const_lv1_1));
    end process;


    ap_condition_969_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_969 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, data_in_TDATA, fsm_state_V, axi_command_V, ap_block_pp0_stage0, t_V_load_fu_761_p1, ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8 <= axi_command_V;
        elsif (((t_V_load_fu_761_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8 <= data_in_TDATA(63 downto 56);
        else 
            ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8 <= ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334;
        end if; 
    end process;


    ap_phi_mux_storemerge2_i_phi_fu_350_p4_assign_proc : process(ap_phi_reg_pp0_iter0_storemerge2_i_reg_347, tmp_nbreadreq_fu_200_p5, p_4_cast_i_fu_1052_p3, ap_condition_1400)
    begin
        if ((ap_const_boolean_1 = ap_condition_1400)) then
            if ((tmp_nbreadreq_fu_200_p5 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge2_i_phi_fu_350_p4 <= p_4_cast_i_fu_1052_p3;
            elsif ((tmp_nbreadreq_fu_200_p5 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge2_i_phi_fu_350_p4 <= ap_const_lv2_1;
            else 
                ap_phi_mux_storemerge2_i_phi_fu_350_p4 <= ap_phi_reg_pp0_iter0_storemerge2_i_reg_347;
            end if;
        else 
            ap_phi_mux_storemerge2_i_phi_fu_350_p4 <= ap_phi_reg_pp0_iter0_storemerge2_i_reg_347;
        end if; 
    end process;


    ap_phi_mux_storemerge3_i_phi_fu_293_p4_assign_proc : process(tmp_6_i_fu_931_p2, ap_phi_reg_pp0_iter0_storemerge3_i_reg_290, tmp_11_i_fu_979_p2, ap_condition_1404)
    begin
        if ((ap_const_boolean_1 = ap_condition_1404)) then
            if ((tmp_6_i_fu_931_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge3_i_phi_fu_293_p4 <= tmp_11_i_fu_979_p2;
            elsif ((tmp_6_i_fu_931_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge3_i_phi_fu_293_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge3_i_phi_fu_293_p4 <= ap_phi_reg_pp0_iter0_storemerge3_i_reg_290;
            end if;
        else 
            ap_phi_mux_storemerge3_i_phi_fu_293_p4 <= ap_phi_reg_pp0_iter0_storemerge3_i_reg_290;
        end if; 
    end process;


    ap_phi_mux_tmp_last_V_1_phi_fu_275_p8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V_load_load_fu_411_p1, ap_block_pp0_stage0, t_V_1_load_fu_677_p1, ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (t_V_1_load_fu_677_p1 = ap_const_lv2_0)) or ((t_V_1_load_fu_677_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_tmp_last_V_1_phi_fu_275_p8 <= ap_const_lv1_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_1_load_fu_677_p1 = ap_const_lv2_2) and (fsm_state_V_load_load_fu_411_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_tmp_last_V_1_phi_fu_275_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_tmp_last_V_1_phi_fu_275_p8 <= ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271;
        end if; 
    end process;


    ap_phi_mux_tmp_last_V_3_phi_fu_256_p8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, t_V_2_load_fu_447_p1, fsm_state_V, send_rx_word_count_V, ap_block_pp0_stage0, ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_2_load_fu_447_p1 = ap_const_lv2_0) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_2_load_fu_447_p1 = ap_const_lv2_1) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_tmp_last_V_3_phi_fu_256_p8 <= ap_const_lv1_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_2_load_fu_447_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_tmp_last_V_3_phi_fu_256_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_tmp_last_V_3_phi_fu_256_p8 <= ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252;
        end if; 
    end process;


    ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fsm_state_V, ap_block_pp0_stage0, t_V_load_fu_761_p1, ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_3) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_0)) or ((t_V_load_fu_761_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (t_V_load_fu_761_p1 = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8 <= ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300;
        end if; 
    end process;


    ap_phi_mux_word_count_V_new_i_phi_fu_320_p8_assign_proc : process(t_V_load_fu_761_p1, ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317, ap_condition_541)
    begin
        if ((ap_const_boolean_1 = ap_condition_541)) then
            if ((t_V_load_fu_761_p1 = ap_const_lv2_2)) then 
                ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 <= ap_const_lv2_3;
            elsif ((t_V_load_fu_761_p1 = ap_const_lv2_0)) then 
                ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 <= ap_const_lv2_1;
            elsif ((t_V_load_fu_761_p1 = ap_const_lv2_1)) then 
                ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 <= ap_const_lv2_2;
            else 
                ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 <= ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317;
            end if;
        else 
            ap_phi_mux_word_count_V_new_i_phi_fu_320_p8 <= ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge2_i_reg_347 <= "XX";
    ap_phi_reg_pp0_iter0_storemerge3_i_reg_290 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_data_V_3_reg_357 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_data_V_reg_373 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271 <= "X";
    ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252 <= "X";
    ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300 <= "X";
    ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317 <= "XX";

    ap_predicate_op16_read_state1_assign_proc : process(fsm_state_V, send_rx_word_count_V)
    begin
                ap_predicate_op16_read_state1 <= ((send_rx_word_count_V = ap_const_lv2_2) and (fsm_state_V = ap_const_lv2_3));
    end process;


    ap_predicate_op193_write_state3_assign_proc : process(fsm_state_V_load_reg_1217_pp0_iter1_reg, t_V_reg_1314_pp0_iter1_reg, or_cond_i_reg_1322_pp0_iter1_reg, tmp_6_i_reg_1326_pp0_iter1_reg)
    begin
                ap_predicate_op193_write_state3 <= ((tmp_6_i_reg_1326_pp0_iter1_reg = ap_const_lv1_0) and (or_cond_i_reg_1322_pp0_iter1_reg = ap_const_lv1_0) and (fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_1) and (t_V_reg_1314_pp0_iter1_reg = ap_const_lv2_3));
    end process;


    ap_predicate_op194_write_state3_assign_proc : process(fsm_state_V_load_reg_1217_pp0_iter1_reg, t_V_reg_1314_pp0_iter1_reg, or_cond_i_reg_1322_pp0_iter1_reg, tmp_6_i_reg_1326_pp0_iter1_reg)
    begin
                ap_predicate_op194_write_state3 <= ((or_cond_i_reg_1322_pp0_iter1_reg = ap_const_lv1_0) and (fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_1) and (t_V_reg_1314_pp0_iter1_reg = ap_const_lv2_3) and (tmp_6_i_reg_1326_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op223_write_state4_assign_proc : process(fsm_state_V_load_reg_1217_pp0_iter2_reg, t_V_reg_1314_pp0_iter2_reg, or_cond_i_reg_1322_pp0_iter2_reg, tmp_6_i_reg_1326_pp0_iter2_reg)
    begin
                ap_predicate_op223_write_state4 <= ((tmp_6_i_reg_1326_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1322_pp0_iter2_reg = ap_const_lv1_0) and (fsm_state_V_load_reg_1217_pp0_iter2_reg = ap_const_lv2_1) and (t_V_reg_1314_pp0_iter2_reg = ap_const_lv2_3));
    end process;


    ap_predicate_op224_write_state4_assign_proc : process(fsm_state_V_load_reg_1217_pp0_iter2_reg, t_V_reg_1314_pp0_iter2_reg, or_cond_i_reg_1322_pp0_iter2_reg, tmp_6_i_reg_1326_pp0_iter2_reg)
    begin
                ap_predicate_op224_write_state4 <= ((or_cond_i_reg_1322_pp0_iter2_reg = ap_const_lv1_0) and (fsm_state_V_load_reg_1217_pp0_iter2_reg = ap_const_lv2_1) and (t_V_reg_1314_pp0_iter2_reg = ap_const_lv2_3) and (tmp_6_i_reg_1326_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_demorgan_i_fu_1046_p2 <= (tmp_1_nbreadreq_fu_212_p5 and rx_ready_V);

    data_in_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, data_in_TVALID, fsm_state_V, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_in_TDATA_blk_n <= data_in_TVALID;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, fsm_state_V)
    begin
        if (((fsm_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_in_TREADY <= ap_const_logic_1;
        else 
            data_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    data_out_TDATA <= data_out_V_data_V_1_data_out;

    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, fsm_state_V_load_reg_1217, fsm_state_V_load_reg_1217_pp0_iter1_reg, data_out_V_data_V_1_state, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_reg_1217_pp0_iter1_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_reg_1217 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsm_state_V_load_reg_1217 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data_out_TDATA_blk_n <= data_out_V_data_V_1_state(1);
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_TKEEP <= data_out_V_keep_V_1_data_out;
    data_out_TLAST <= data_out_V_last_V_1_data_out;
    data_out_TVALID <= data_out_V_last_V_1_state(0);
    data_out_V_data_V_1_ack_in <= data_out_V_data_V_1_state(1);
    data_out_V_data_V_1_ack_out <= data_out_TREADY;

    data_out_V_data_V_1_data_in_assign_proc : process(fsm_state_V_load_reg_1217, ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357, ap_phi_reg_pp0_iter1_tmp_data_V_reg_373, ap_condition_969)
    begin
        if ((ap_const_boolean_1 = ap_condition_969)) then
            if ((fsm_state_V_load_reg_1217 = ap_const_lv2_2)) then 
                data_out_V_data_V_1_data_in <= ap_phi_reg_pp0_iter1_tmp_data_V_reg_373;
            elsif ((fsm_state_V_load_reg_1217 = ap_const_lv2_3)) then 
                data_out_V_data_V_1_data_in <= ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357;
            else 
                data_out_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            data_out_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_V_data_V_1_data_out_assign_proc : process(data_out_V_data_V_1_payload_A, data_out_V_data_V_1_payload_B, data_out_V_data_V_1_sel)
    begin
        if ((data_out_V_data_V_1_sel = ap_const_logic_1)) then 
            data_out_V_data_V_1_data_out <= data_out_V_data_V_1_payload_B;
        else 
            data_out_V_data_V_1_data_out <= data_out_V_data_V_1_payload_A;
        end if; 
    end process;

    data_out_V_data_V_1_load_A <= (not(data_out_V_data_V_1_sel_wr) and data_out_V_data_V_1_state_cmp_full);
    data_out_V_data_V_1_load_B <= (data_out_V_data_V_1_state_cmp_full and data_out_V_data_V_1_sel_wr);
    data_out_V_data_V_1_sel <= data_out_V_data_V_1_sel_rd;
    data_out_V_data_V_1_state_cmp_full <= '0' when (data_out_V_data_V_1_state = ap_const_lv2_1) else '1';

    data_out_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsm_state_V_load_reg_1217, ap_block_pp0_stage0_11001)
    begin
        if ((((fsm_state_V_load_reg_1217 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((fsm_state_V_load_reg_1217 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            data_out_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            data_out_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_V_data_V_1_vld_out <= data_out_V_data_V_1_state(0);
    data_out_V_keep_V_1_ack_in <= data_out_V_keep_V_1_state(1);
    data_out_V_keep_V_1_ack_out <= data_out_TREADY;
    data_out_V_keep_V_1_data_out <= ap_const_lv8_FF;
    data_out_V_keep_V_1_sel <= data_out_V_keep_V_1_sel_rd;

    data_out_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsm_state_V_load_reg_1217, ap_block_pp0_stage0_11001)
    begin
        if ((((fsm_state_V_load_reg_1217 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((fsm_state_V_load_reg_1217 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            data_out_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            data_out_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_V_keep_V_1_vld_out <= data_out_V_keep_V_1_state(0);
    data_out_V_last_V_1_ack_in <= data_out_V_last_V_1_state(1);
    data_out_V_last_V_1_ack_out <= data_out_TREADY;

    data_out_V_last_V_1_data_in_assign_proc : process(fsm_state_V_load_reg_1217, tmp_last_V_3_reg_252, tmp_last_V_1_reg_271, ap_condition_969)
    begin
        if ((ap_const_boolean_1 = ap_condition_969)) then
            if ((fsm_state_V_load_reg_1217 = ap_const_lv2_2)) then 
                data_out_V_last_V_1_data_in <= tmp_last_V_1_reg_271;
            elsif ((fsm_state_V_load_reg_1217 = ap_const_lv2_3)) then 
                data_out_V_last_V_1_data_in <= tmp_last_V_3_reg_252;
            else 
                data_out_V_last_V_1_data_in <= "X";
            end if;
        else 
            data_out_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    data_out_V_last_V_1_data_out_assign_proc : process(data_out_V_last_V_1_payload_A, data_out_V_last_V_1_payload_B, data_out_V_last_V_1_sel)
    begin
        if ((data_out_V_last_V_1_sel = ap_const_logic_1)) then 
            data_out_V_last_V_1_data_out <= data_out_V_last_V_1_payload_B;
        else 
            data_out_V_last_V_1_data_out <= data_out_V_last_V_1_payload_A;
        end if; 
    end process;

    data_out_V_last_V_1_load_A <= (not(data_out_V_last_V_1_sel_wr) and data_out_V_last_V_1_state_cmp_full);
    data_out_V_last_V_1_load_B <= (data_out_V_last_V_1_state_cmp_full and data_out_V_last_V_1_sel_wr);
    data_out_V_last_V_1_sel <= data_out_V_last_V_1_sel_rd;
    data_out_V_last_V_1_state_cmp_full <= '0' when (data_out_V_last_V_1_state = ap_const_lv2_1) else '1';

    data_out_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsm_state_V_load_reg_1217, ap_block_pp0_stage0_11001)
    begin
        if ((((fsm_state_V_load_reg_1217 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((fsm_state_V_load_reg_1217 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            data_out_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            data_out_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_V_last_V_1_vld_out <= data_out_V_last_V_1_state(0);
    fifo_out_TDATA <= tx_fifo_V_data_V_1_data_out;

    fifo_out_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, ap_predicate_op223_write_state4, ap_predicate_op224_write_state4, tx_fifo_V_data_V_1_state, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op224_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op223_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op194_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)))) then 
            fifo_out_TDATA_blk_n <= tx_fifo_V_data_V_1_state(1);
        else 
            fifo_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_out_TKEEP <= tx_fifo_V_keep_V_1_data_out;
    fifo_out_TLAST <= tx_fifo_V_last_V_1_data_out;
    fifo_out_TVALID <= tx_fifo_V_last_V_1_state(0);
    fsm_state_V_load_load_fu_411_p1 <= fsm_state_V;
    grp_fu_391_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_8));
    grp_fu_402_p4 <= dest_address_V(47 downto 16);
    newSel1_fu_1152_p3 <= 
        ap_const_lv6_1F when (sel_tmp1_reg_1383(0) = '1') else 
        ap_const_lv6_3F;
    newSel3_fu_1164_p3 <= 
        ap_const_lv8_7F when (sel_tmp3_fu_1130_p2(0) = '1') else 
        ap_const_lv8_FF;
    newSel5_cast_cast_fu_1177_p3 <= 
        ap_const_lv8_3 when (tmp_30_i_reg_1366_pp0_iter1_reg(0) = '1') else 
        ap_const_lv8_1;
    newSel7_cast_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newSel7_fu_1184_p3),8));
    newSel7_fu_1184_p3 <= 
        newSel_cast_cast_fu_1145_p3 when (or_cond_reg_1394(0) = '1') else 
        newSel1_fu_1152_p3;
    newSel9_fu_1200_p3 <= 
        newSel3_fu_1164_p3 when (or_cond4_fu_1172_p2(0) = '1') else 
        newSel5_cast_cast_fu_1177_p3;
    newSel_cast_cast_fu_1145_p3 <= 
        ap_const_lv6_7 when (sel_tmp9_reg_1389(0) = '1') else 
        ap_const_lv6_F;
    not_tmp_last_V_9_i_fu_657_p2 <= (ap_phi_mux_tmp_last_V_3_phi_fu_256_p8 xor ap_const_lv1_1);
    or_cond2_fu_1159_p2 <= (sel_tmp8_fu_1140_p2 or sel_tmp1_reg_1383);
    or_cond4_fu_1172_p2 <= (tmp_12_i_reg_1330_pp0_iter1_reg or sel_tmp3_fu_1130_p2);
    or_cond8_fu_1195_p2 <= (or_cond_reg_1394 or or_cond2_fu_1159_p2);
    or_cond_fu_1119_p2 <= (sel_tmp9_fu_1114_p2 or sel_tmp5_fu_1098_p2);
    or_cond_i_fu_925_p2 <= (tmp_i_fu_919_p2 or tmp_9_i_fu_913_p2);
    p_4_cast_i_fu_1052_p3 <= 
        ap_const_lv2_3 when (brmerge_demorgan_i_fu_1046_p2(0) = '1') else 
        ap_const_lv2_0;
    p_Result_10_fu_685_p3 <= (ap_const_lv48_DEADBEEF0000 & axis_len_V);
    p_Result_11_fu_629_p3 <= (tmp_6_fu_625_p1 & src_address_V);
    p_Result_12_fu_605_p6 <= ((((ap_const_lv8_52 & ethernet_axi_id_V) & ethernet_axi_id_V) & tmp_7_fu_601_p1) & grp_fu_402_p4);
    p_Result_13_fu_643_p3 <= (ap_const_lv48_DEADBEEF0000 & rx_len_V);
    p_Result_1_fu_808_p5 <= (tmp_3_fu_804_p1 & src_address_V(15 downto 0));
    p_Result_1_i_fu_885_p4 <= data_in_TDATA(63 downto 48);
    p_Result_8_fu_721_p3 <= (tmp_5_fu_717_p1 & src_address_V);
    p_Result_9_fu_699_p5 <= (((ap_const_lv8_57 & ethernet_axi_id_V) & mac_type_V) & grp_fu_402_p4);
    p_Result_s_fu_895_p5 <= (src_address_V(47 downto 16) & p_Result_1_i_fu_885_p4);
    rx_fifo_V_data_V0_status <= (rx_fifo_V_last_V_empty_n and rx_fifo_V_keep_V_empty_n and rx_fifo_V_data_V_empty_n);

    rx_fifo_V_data_V0_update_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_fifo_V_data_V0_update <= ap_const_logic_1;
        else 
            rx_fifo_V_data_V0_update <= ap_const_logic_0;
        end if; 
    end process;


    rx_fifo_V_data_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, rx_fifo_V_data_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1))) then 
            rx_fifo_V_data_V_blk_n <= rx_fifo_V_data_V_empty_n;
        else 
            rx_fifo_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_fifo_V_data_V_read <= rx_fifo_V_data_V0_update;

    rx_fifo_V_keep_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, rx_fifo_V_keep_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1))) then 
            rx_fifo_V_keep_V_blk_n <= rx_fifo_V_keep_V_empty_n;
        else 
            rx_fifo_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_fifo_V_keep_V_read <= rx_fifo_V_data_V0_update;

    rx_fifo_V_last_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, rx_fifo_V_last_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1))) then 
            rx_fifo_V_last_V_blk_n <= rx_fifo_V_last_V_empty_n;
        else 
            rx_fifo_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_fifo_V_last_V_read <= rx_fifo_V_data_V0_update;
    sel_tmp14_demorgan_fu_1071_p2 <= (tmp_18_i_reg_1343 or sel_tmp7_demorgan_fu_1067_p2);
    sel_tmp1_fu_1082_p2 <= (tmp_21_i_reg_1349 and sel_tmp_fu_1076_p2);
    sel_tmp23_demorgan_fu_1087_p2 <= (tmp_21_i_reg_1349 or sel_tmp14_demorgan_fu_1071_p2);
    sel_tmp2_fu_1125_p2 <= (tmp_12_i_reg_1330_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp34_demorgan_fu_1103_p2 <= (tmp_24_i_reg_1355 or sel_tmp23_demorgan_fu_1087_p2);
    sel_tmp3_fu_1130_p2 <= (tmp_15_i_reg_1337_pp0_iter1_reg and sel_tmp2_fu_1125_p2);
    sel_tmp4_fu_1092_p2 <= (sel_tmp23_demorgan_fu_1087_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_1098_p2 <= (tmp_24_i_reg_1355 and sel_tmp4_fu_1092_p2);
    sel_tmp6_fu_1108_p2 <= (sel_tmp34_demorgan_fu_1103_p2 xor ap_const_lv1_1);
    sel_tmp7_demorgan_fu_1067_p2 <= (tmp_15_i_reg_1337 or tmp_12_i_reg_1330);
    sel_tmp7_fu_1135_p2 <= (sel_tmp7_demorgan_reg_1378 xor ap_const_lv1_1);
    sel_tmp8_fu_1140_p2 <= (tmp_18_i_reg_1343_pp0_iter1_reg and sel_tmp7_fu_1135_p2);
    sel_tmp9_fu_1114_p2 <= (tmp_27_i_reg_1361 and sel_tmp6_fu_1108_p2);
    sel_tmp_fu_1076_p2 <= (sel_tmp14_demorgan_fu_1071_p2 xor ap_const_lv1_1);
    storemerge1_i_fu_735_p3 <= 
        ap_const_lv2_0 when (ap_phi_mux_tmp_last_V_1_phi_fu_275_p8(0) = '1') else 
        ap_const_lv2_2;
    storemerge4_i_fu_998_p3 <= 
        ap_const_lv2_2 when (tmp_32_i_fu_992_p2(0) = '1') else 
        ap_const_lv2_0;
    storemerge5_i_fu_1020_p3 <= 
        storemerge4_i_fu_998_p3 when (data_in_TLAST(0) = '1') else 
        ap_const_lv2_1;
    storemerge_cast_i_fu_663_p3 <= 
        ap_const_lv2_3 when (not_tmp_last_V_9_i_fu_657_p2(0) = '1') else 
        ap_const_lv2_0;
    t_V_1_load_fu_677_p1 <= send_tx_word_count_V;
    t_V_2_load_fu_447_p1 <= send_rx_word_count_V;
    t_V_load_fu_761_p1 <= word_count_V;
    tmp_10_i_fu_469_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_7F) else "0";
    tmp_11_i_fu_979_p2 <= std_logic_vector(unsigned(tx_len_V) + unsigned(ap_const_lv16_FFF8));
    tmp_12_i_fu_937_p2 <= "1" when (tx_len_V = ap_const_lv16_8) else "0";
    tmp_13_i_fu_583_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_7));
    tmp_14_i_fu_475_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_3F) else "0";
    tmp_15_i_fu_943_p2 <= "1" when (tx_len_V = ap_const_lv16_7) else "0";
    tmp_16_i_fu_571_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_6));
    tmp_17_i_fu_481_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_1F) else "0";
    tmp_18_i_fu_949_p2 <= "1" when (tx_len_V = ap_const_lv16_6) else "0";
    tmp_19_i_fu_559_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_5));
    tmp_1_nbreadreq_fu_212_p5 <= (0=>(rx_fifo_V_last_V_empty_n and rx_fifo_V_keep_V_empty_n and rx_fifo_V_data_V_empty_n), others=>'-');
    tmp_20_i_fu_487_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_F) else "0";
    tmp_21_i_fu_955_p2 <= "1" when (tx_len_V = ap_const_lv16_5) else "0";
    tmp_22_i_fu_547_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_4));
    tmp_23_i_fu_493_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_7) else "0";
    tmp_24_i_fu_961_p2 <= "1" when (tx_len_V = ap_const_lv16_4) else "0";
    tmp_25_i_fu_535_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_3));
    tmp_26_i_fu_499_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_3) else "0";
    tmp_27_i_fu_967_p2 <= "1" when (tx_len_V = ap_const_lv16_3) else "0";
    tmp_28_i_fu_523_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_2));
    tmp_29_i_fu_505_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_1) else "0";
    tmp_2_fu_875_p1 <= data_in_TDATA(48 - 1 downto 0);
    tmp_30_i_fu_973_p2 <= "1" when (tx_len_V = ap_const_lv16_2) else "0";
    tmp_31_i_fu_511_p2 <= std_logic_vector(unsigned(rx_len_V) + unsigned(ap_const_lv16_1));
    tmp_32_i_fu_992_p2 <= "1" when (ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8 = ap_const_lv8_57) else "0";
    tmp_3_fu_804_p1 <= data_in_TDATA(32 - 1 downto 0);
    tmp_4_fu_776_p1 <= data_in_TDATA(16 - 1 downto 0);
    tmp_4_i_fu_463_p2 <= "1" when (rx_fifo_V_keep_V_dout = ap_const_lv8_FF) else "0";
    tmp_5_fu_717_p1 <= dest_address_V(16 - 1 downto 0);
    tmp_6_fu_625_p1 <= dest_address_V(16 - 1 downto 0);
    tmp_6_i_fu_931_p2 <= "1" when (unsigned(tx_len_V) > unsigned(ap_const_lv16_8)) else "0";
    tmp_7_fu_601_p1 <= mac_type_V(8 - 1 downto 0);
    tmp_8_i_fu_792_p2 <= "1" when (axi_command_V = ap_const_lv8_52) else "0";
    tmp_9_i_fu_913_p2 <= "0" when (axi_command_V = ap_const_lv8_57) else "1";
    tmp_i_fu_919_p2 <= "1" when (tx_len_V = ap_const_lv16_0) else "0";
    tmp_keep_V_2_fu_1208_p3 <= 
        newSel7_cast_fu_1191_p1 when (or_cond8_fu_1195_p2(0) = '1') else 
        newSel9_fu_1200_p3;
    tmp_last_V_fu_459_p1 <= rx_fifo_V_last_V_dout;
    tmp_nbreadreq_fu_200_p5 <= (0=>(data_in_TVALID), others=>'-');
    tx_fifo_V_data_V_1_ack_in <= tx_fifo_V_data_V_1_state(1);
    tx_fifo_V_data_V_1_ack_out <= fifo_out_TREADY;

    tx_fifo_V_data_V_1_data_out_assign_proc : process(tx_fifo_V_data_V_1_payload_A, tx_fifo_V_data_V_1_payload_B, tx_fifo_V_data_V_1_sel)
    begin
        if ((tx_fifo_V_data_V_1_sel = ap_const_logic_1)) then 
            tx_fifo_V_data_V_1_data_out <= tx_fifo_V_data_V_1_payload_B;
        else 
            tx_fifo_V_data_V_1_data_out <= tx_fifo_V_data_V_1_payload_A;
        end if; 
    end process;

    tx_fifo_V_data_V_1_load_A <= (tx_fifo_V_data_V_1_state_cmp_full and not(tx_fifo_V_data_V_1_sel_wr));
    tx_fifo_V_data_V_1_load_B <= (tx_fifo_V_data_V_1_state_cmp_full and tx_fifo_V_data_V_1_sel_wr);
    tx_fifo_V_data_V_1_sel <= tx_fifo_V_data_V_1_sel_rd;
    tx_fifo_V_data_V_1_state_cmp_full <= '0' when (tx_fifo_V_data_V_1_state = ap_const_lv2_1) else '1';

    tx_fifo_V_data_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op194_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_fifo_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            tx_fifo_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    tx_fifo_V_data_V_1_vld_out <= tx_fifo_V_data_V_1_state(0);
    tx_fifo_V_keep_V_1_ack_in <= tx_fifo_V_keep_V_1_state(1);
    tx_fifo_V_keep_V_1_ack_out <= fifo_out_TREADY;

    tx_fifo_V_keep_V_1_data_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, tmp_keep_V_1_reg_1304_pp0_iter1_reg, tmp_keep_V_2_fu_1208_p3, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op194_write_state3 = ap_const_boolean_1)) then 
                tx_fifo_V_keep_V_1_data_in <= tmp_keep_V_1_reg_1304_pp0_iter1_reg;
            elsif ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                tx_fifo_V_keep_V_1_data_in <= tmp_keep_V_2_fu_1208_p3;
            else 
                tx_fifo_V_keep_V_1_data_in <= "XXXXXXXX";
            end if;
        else 
            tx_fifo_V_keep_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    tx_fifo_V_keep_V_1_data_out_assign_proc : process(tx_fifo_V_keep_V_1_payload_A, tx_fifo_V_keep_V_1_payload_B, tx_fifo_V_keep_V_1_sel)
    begin
        if ((tx_fifo_V_keep_V_1_sel = ap_const_logic_1)) then 
            tx_fifo_V_keep_V_1_data_out <= tx_fifo_V_keep_V_1_payload_B;
        else 
            tx_fifo_V_keep_V_1_data_out <= tx_fifo_V_keep_V_1_payload_A;
        end if; 
    end process;

    tx_fifo_V_keep_V_1_load_A <= (tx_fifo_V_keep_V_1_state_cmp_full and not(tx_fifo_V_keep_V_1_sel_wr));
    tx_fifo_V_keep_V_1_load_B <= (tx_fifo_V_keep_V_1_state_cmp_full and tx_fifo_V_keep_V_1_sel_wr);
    tx_fifo_V_keep_V_1_sel <= tx_fifo_V_keep_V_1_sel_rd;
    tx_fifo_V_keep_V_1_state_cmp_full <= '0' when (tx_fifo_V_keep_V_1_state = ap_const_lv2_1) else '1';

    tx_fifo_V_keep_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op194_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_fifo_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            tx_fifo_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    tx_fifo_V_keep_V_1_vld_out <= tx_fifo_V_keep_V_1_state(0);
    tx_fifo_V_last_V_1_ack_in <= tx_fifo_V_last_V_1_state(1);
    tx_fifo_V_last_V_1_ack_out <= fifo_out_TREADY;

    tx_fifo_V_last_V_1_data_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, tmp_last_V_2_reg_1309_pp0_iter1_reg, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op194_write_state3 = ap_const_boolean_1)) then 
                tx_fifo_V_last_V_1_data_in <= tmp_last_V_2_reg_1309_pp0_iter1_reg;
            elsif ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                tx_fifo_V_last_V_1_data_in <= ap_const_lv1_1;
            else 
                tx_fifo_V_last_V_1_data_in <= "X";
            end if;
        else 
            tx_fifo_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    tx_fifo_V_last_V_1_data_out_assign_proc : process(tx_fifo_V_last_V_1_payload_A, tx_fifo_V_last_V_1_payload_B, tx_fifo_V_last_V_1_sel)
    begin
        if ((tx_fifo_V_last_V_1_sel = ap_const_logic_1)) then 
            tx_fifo_V_last_V_1_data_out <= tx_fifo_V_last_V_1_payload_B;
        else 
            tx_fifo_V_last_V_1_data_out <= tx_fifo_V_last_V_1_payload_A;
        end if; 
    end process;

    tx_fifo_V_last_V_1_load_A <= (tx_fifo_V_last_V_1_state_cmp_full and not(tx_fifo_V_last_V_1_sel_wr));
    tx_fifo_V_last_V_1_load_B <= (tx_fifo_V_last_V_1_state_cmp_full and tx_fifo_V_last_V_1_sel_wr);
    tx_fifo_V_last_V_1_sel <= tx_fifo_V_last_V_1_sel_rd;
    tx_fifo_V_last_V_1_state_cmp_full <= '0' when (tx_fifo_V_last_V_1_state = ap_const_lv2_1) else '1';

    tx_fifo_V_last_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op193_write_state3, ap_predicate_op194_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op194_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_fifo_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            tx_fifo_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    tx_fifo_V_last_V_1_vld_out <= tx_fifo_V_last_V_1_state(0);
    word_count_V_flag_1_s_fu_1006_p2 <= (data_in_TLAST or ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8);
    word_count_V_new_1_i_fu_1012_p3 <= 
        ap_const_lv2_0 when (data_in_TLAST(0) = '1') else 
        ap_phi_mux_word_count_V_new_i_phi_fu_320_p8;
end behav;
