{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port UART_RX -pg 1 -y 760 -defaultsOSRD
preplace port TIMER_CLOCK -pg 1 -y 700 -defaultsOSRD
preplace port SYS_CLOCK -pg 1 -y 370 -defaultsOSRD
preplace port RESET_INTERCONNECT -pg 1 -y 400 -defaultsOSRD
preplace port I2C_SDA_TX -pg 1 -y 320 -defaultsOSRD
preplace port I2C_SDA_RX -pg 1 -y 140 -defaultsOSRD
preplace port UART_TX -pg 1 -y 530 -defaultsOSRD
preplace port RESET_PERIPHERAL -pg 1 -y 670 -defaultsOSRD
preplace port I2C_SCL -pg 1 -y 260 -defaultsOSRD
preplace port RESET_TIMER -pg 1 -y 730 -defaultsOSRD
preplace portBus DOUT -pg 1 -y 120 -defaultsOSRD
preplace portBus DIN -pg 1 -y 20 -defaultsOSRD
preplace inst Cortex_M1_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -y 300 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 260 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 230 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -y 870 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 5 -y 110 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 530 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 2 1 NJ
preplace netloc axi_uartlite_0_interrupt 1 1 5 190 750 NJ 750 NJ 750 NJ 750 1480
preplace netloc axi_iic_0_sda_o 1 5 1 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 1 5 200 320 430J 290 NJ 290 1130J 420 1480
preplace netloc Cortex_M1_0_CM1_AXI3 1 3 1 N
preplace netloc reset_peripherial_1 1 0 4 0J 360 NJ 360 460J 320 770J
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1120
preplace netloc axi_gpio_2_gpio_io_o 1 5 1 1510J
preplace netloc axi_iic_0_scl_o 1 5 1 1510
preplace netloc axi_uartlite_0_tx 1 5 1 NJ
preplace netloc xlconstant_0_dout 1 1 1 NJ
preplace netloc xlconcat_0_dout 1 2 1 440
preplace netloc M04_ACLK_1 1 0 5 NJ 700 NJ 700 NJ 700 790 730 1130J
preplace netloc clk_wiz_0_clk_out1 1 0 5 NJ 370 NJ 370 470 310 780 310 1150
preplace netloc I2C_SDA_RX_1 1 0 6 10J 20 NJ 20 NJ 20 NJ 20 NJ 20 1480
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1110
preplace netloc DIN_1 1 0 6 0J 10 NJ 10 NJ 10 NJ 10 NJ 10 1490
preplace netloc M04_ARESETN_1 1 0 5 NJ 730 NJ 730 NJ 730 770 740 1110J
preplace netloc reset_0_1 1 0 5 NJ 400 NJ 400 450 300 790 300 1140
preplace netloc UART_RX_1 1 0 6 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 1490
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1150
preplace netloc axi_timer_0_interrupt 1 1 5 200 30 NJ 30 NJ 30 NJ 30 1500
levelinfo -pg 1 -20 100 320 620 960 1330 1530 -top 0 -bot 990
"
}
0
