// Seed: 1687264259
module module_0;
  wire [1 : -1] id_1;
  logic id_2;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output supply1 id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_6 = -1;
  always @(-1 === -1 == -1'b0 or posedge -1) $clog2(90);
  ;
  module_0 modCall_1 ();
  assign id_9 = id_4 > id_2 ? id_8 : id_1[-1];
endmodule
