3 /*n_tbl*/
6 /*nreg*/
185 /*n_entry*/
0 /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
54 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x16
0
0x10
0
0x3c
0
0x1f
0
0x2e
0
0x2d
0
/*loop1 for n_burst_tbl*/
185 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
8  /*lsb left shift*/
8 /*nbit_mask*/
1 /*reg1 in template*/
8 /*lsb right shift*/
8 /*lsb left shift*/
8 /*nbit_mask*/
2 /*reg2 in template*/
16 /*lsb right shift*/
8 /*lsb left shift*/
8 /*nbit_mask*/
3 /*reg3 in template*/
24 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
4 /*reg3 in template*/
32 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
5 /*reg3 in template*/
40 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
2
225
0
0
6
125
2
123
0
0
6
125
2
26
0
0
6
125
1
188
0
0
6
125
1
99
0
0
6
125
1
14
0
0
6
125
0
188
0
0
6
125
0
109
0
0
6
125
0
34
0
0
6
125
3
24
0
0
3
63
2
212
0
0
3
63
2
146
0
0
3
63
2
83
0
0
3
63
2
22
0
0
3
63
1
220
0
0
3
63
1
165
0
0
3
63
3
14
0
0
1
161
2
219
0
0
1
161
2
170
0
0
1
161
2
123
0
0
1
161
2
79
0
0
1
161
3
29
0
0
0
168
2
244
0
0
0
168
2
205
0
0
0
168
2
167
0
0
0
168
3
43
0
0
0
0
3
9
0
0
0
0
2
232
0
0
0
0
2
201
0
0
0
0
2
170
0
0
0
0
2
141
0
0
0
0
2
114
0
197
0
0
2
87
3
196
0
0
2
62
1
0
0
0
2
37
5
86
0
0
2
14
3
75
0
0
1
248
1
43
0
0
1
226
5
74
0
0
1
206
2
50
0
0
1
186
4
211
0
0
1
167
6
86
0
0
1
149
6
129
0
0
1
132
5
26
0
0
1
116
1
236
0
0
1
100
3
88
0
0
1
85
2
151
0
0
1
70
6
15
0
0
1
57
0
99
0
0
1
43
5
46
0
0
1
31
0
128
0
0
1
18
5
247
0
0
1
7
1
166
0
0
0
252
0
150
0
0
0
241
2
165
0
0
0
231
1
25
0
0
0
221
2
106
0
0
0
211
6
119
0
0
0
202
6
141
0
0
0
194
2
141
0
0
0
186
0
246
0
0
0
178
1
172
0
0
0
170
4
152
0
0
0
163
3
8
0
0
0
156
3
126
0
0
0
149
5
227
0
0
0
143
3
140
0
0
0
137
2
252
0
0
0
131
4
31
0
0
0
126
0
75
0
0
0
120
4
159
0
0
0
115
3
217
0
0
0
110
4
129
0
0
0
105
6
136
0
0
0
101
3
71
0
0
0
97
1
71
0
0
0
93
0
123
0
0
0
89
0
214
0
0
0
85
2
76
0
0
0
81
4
208
0
0
0
78
1
191
0
0
0
74
6
62
0
0
0
71
5
18
0
0
0
68
4
202
0
0
0
65
5
92
0
0
0
63
0
38
0
0
0
60
2
80
0
0
0
57
5
57
0
0
0
55
2
65
0
0
0
52
6
144
0
0
0
50
4
240
0
0
0
48
3
240
0
0
0
46
3
138
0
0
0
44
3
183
0
0
0
42
4
114
0
0
0
40
5
180
0
0
0
39
0
224
0
0
0
37
3
31
0
0
0
35
5
213
0
0
0
34
2
101
0
0
0
32
5
250
0
0
0
31
3
95
0
0
0
30
1
40
0
0
0
28
5
233
0
0
0
27
4
109
0
0
0
26
3
72
0
0
0
25
2
120
0
0
0
24
1
248
0
0
0
23
1
197
0
0
0
22
1
220
0
0
0
21
2
57
0
0
0
20
2
218
0
0
0
19
3
188
0
0
0
18
4
220
0
0
0
17
6
55
0
0
0
17
1
51
0
0
0
16
2
253
0
0
0
15
4
252
0
0
0
15
0
148
0
0
0
14
2
245
0
0
0
13
5
131
0
0
0
13
1
164
0
0
0
12
4
136
0
0
0
12
0
252
0
0
0
11
4
47
0
0
0
11
0
238
0
0
0
10
4
105
0
0
0
10
1
109
0
0
0
9
5
42
0
0
0
9
2
110
0
0
0
8
6
104
0
0
0
8
3
230
0
0
0
8
1
127
0
0
0
7
5
202
0
0
0
7
3
150
0
0
0
7
1
123
0
0
0
6
6
14
0
0
0
6
4
30
0
0
0
6
2
68
0
0
0
6
0
126
0
0
0
5
5
100
0
0
0
5
3
195
0
0
0
5
2
53
0
0
0
5
0
183
0
0
0
4
5
225
0
0
0
4
4
131
0
0
0
4
3
52
0
0
0
4
1
243
0
0
0
4
0
192
0
0
0
3
6
49
0
0
0
3
5
23
0
0
0
3
4
10
0
0
0
3
3
7
0
0
0
3
2
15
0
0
0
3
1
34
0
0
0
3
0
63
0
0
0
2
5
254
0
0
0
2
5
46
0
0
0
2
4
103
0
0
0
2
3
168
0
0
0
2
2
241
0
0
0
2
2
66
0
0
0
2
1
154
0
0
0
2
0
250
0
0
0
2
0
96
0
0
0
1
6
101
0
0
0
1
5
216
0
0
0
1
5
81
0
0
0
1
4
208
0
0
0
1
4
84
0
0
0
1
3
221
0
0
0
1
3
108
0
0
0
1
2
255
0
0
0
1
2
151
0
0
0
1
2
52
0
0
0
1
1
212
0
0
0
1
1
121
0
0
0
1
1
33
0
0
0
1
0
205
0
0
0
1
0
125
0
0
0
1
0
48
0
0
0
0
6
127
0
0
0
0
6
56
0
0
0
0
5
245
0
0
0
0
5
180
0
0
0
0
5
118
0
0
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
80 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2 /*vtable End*/
176 /*error table entry*/
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
-1
-1
0
0
0
0
0
-1
0
-1
-1
-1
-1
0
-1
-1
-1
-2
-1
-1
-1
-1
-1
-2
0
-1
-2
-1
-3
-2
-1
-3
-2
-2
-1
-1
-1
-1
-1
-2
-3
-4
-5
-1
-3
-5
-1
-3
-6
-2
-5
-1
-5
-1
-6
-2
-8
-4
-11
-7
-3
-11
-7
-3
-13
-9
-5
-1
-14
-10
-6
-2
-19
-15
-11
-7
-3
-25
-21
-17
-13
-9
-5
-1
-35
-31
-27
-23
-19
-15
-11
-7
-3
-63
-59
-55
-51
-47
-43
-39
-35
-31
-27
-23
-19
-15
-11
-7
-3
0
0
0
0
0
/*end Tbl=1*/
/* Table =2 VGA */
176 /*n_entry*/
0 /*tblidx_min*/
0x31 /*sensorMode of this tbl*/
63 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x16
0
0x10
0
0x3c
0
0x1f
0
0x2e
0
0x2d
0
/*loop1 for n_burst_tbl*/
176 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
8  /*lsb left shift*/
8 /*nbit_mask*/
1 /*reg1 in template*/
8 /*lsb right shift*/
8 /*lsb left shift*/
8 /*nbit_mask*/
2 /*reg2 in template*/
16 /*lsb right shift*/
8 /*lsb left shift*/
8 /*nbit_mask*/
3 /*reg3 in template*/
24 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
4 /*reg3 in template*/
32 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
5 /*reg3 in template*/
40 /*lsb right shift*/
8 /*reg3 in template*/
8 /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
1
139
0
0
1
160
1
105
0
0
1
160
1
72
0
0
1
160
1
41
0
0
1
160
1
10
0
0
1
160
0
237
0
0
1
160
0
210
0
0
1
160
1
134
0
0
0
209
1
109
0
0
0
209
1
84
0
0
0
209
1
61
0
0
0
209
1
39
0
0
0
209
1
142
0
0
0
84
1
122
0
0
0
84
1
102
0
0
0
84
1
83
0
0
0
84
1
149
0
0
0
0
1
132
0
0
0
0
1
116
0
0
0
0
1
100
0
0
0
0
1
85
0
0
0
0
1
70
0
0
0
0
1
57
0
99
0
0
1
43
5
46
0
0
1
31
0
128
0
0
1
18
5
247
0
0
1
7
1
166
0
0
0
252
0
150
0
0
0
241
2
165
0
0
0
231
1
25
0
0
0
221
2
106
0
0
0
211
6
119
0
0
0
202
6
141
0
0
0
194
2
141
0
0
0
186
0
246
0
0
0
178
1
172
0
0
0
170
4
152
0
0
0
163
3
8
0
0
0
156
3
126
0
0
0
149
5
227
0
0
0
143
3
140
0
0
0
137
2
252
0
0
0
131
4
31
0
0
0
126
0
75
0
0
0
120
4
159
0
0
0
115
3
217
0
0
0
110
4
129
0
0
0
105
6
136
0
0
0
101
3
71
0
0
0
97
1
71
0
0
0
93
0
123
0
0
0
89
0
214
0
0
0
85
2
76
0
0
0
81
4
208
0
0
0
78
1
191
0
0
0
74
6
62
0
0
0
71
5
18
0
0
0
68
4
202
0
0
0
65
5
92
0
0
0
63
0
38
0
0
0
60
2
80
0
0
0
57
5
57
0
0
0
55
2
65
0
0
0
52
6
144
0
0
0
50
4
240
0
0
0
48
3
240
0
0
0
46
3
138
0
0
0
44
3
183
0
0
0
42
4
114
0
0
0
40
5
180
0
0
0
39
0
224
0
0
0
37
3
31
0
0
0
35
5
213
0
0
0
34
2
101
0
0
0
32
5
250
0
0
0
31
3
95
0
0
0
30
1
40
0
0
0
28
5
233
0
0
0
27
4
109
0
0
0
26
3
72
0
0
0
25
2
120
0
0
0
24
1
248
0
0
0
23
1
197
0
0
0
22
1
220
0
0
0
21
2
57
0
0
0
20
2
218
0
0
0
19
3
188
0
0
0
18
4
220
0
0
0
17
6
55
0
0
0
17
1
51
0
0
0
16
2
253
0
0
0
15
4
252
0
0
0
15
0
148
0
0
0
14
2
245
0
0
0
13
5
131
0
0
0
13
1
164
0
0
0
12
4
136
0
0
0
12
0
252
0
0
0
11
4
47
0
0
0
11
0
238
0
0
0
10
4
105
0
0
0
10
1
109
0
0
0
9
5
42
0
0
0
9
2
110
0
0
0
8
6
104
0
0
0
8
3
230
0
0
0
8
1
127
0
0
0
7
5
202
0
0
0
7
3
150
0
0
0
7
1
123
0
0
0
6
6
14
0
0
0
6
4
30
0
0
0
6
2
68
0
0
0
6
0
126
0
0
0
5
5
100
0
0
0
5
3
195
0
0
0
5
2
53
0
0
0
5
0
183
0
0
0
4
5
225
0
0
0
4
4
131
0
0
0
4
3
52
0
0
0
4
1
243
0
0
0
4
0
192
0
0
0
3
6
49
0
0
0
3
5
23
0
0
0
3
4
10
0
0
0
3
3
7
0
0
0
3
2
15
0
0
0
3
1
34
0
0
0
3
0
63
0
0
0
2
5
254
0
0
0
2
5
46
0
0
0
2
4
103
0
0
0
2
3
168
0
0
0
2
2
241
0
0
0
2
2
66
0
0
0
2
1
154
0
0
0
2
0
250
0
0
0
2
0
96
0
0
0
1
6
101
0
0
0
1
5
216
0
0
0
1
5
81
0
0
0
1
4
208
0
0
0
1
4
84
0
0
0
1
3
221
0
0
0
1
3
108
0
0
0
1
2
255
0
0
0
1
2
151
0
0
0
1
2
52
0
0
0
1
1
212
0
0
0
1
1
121
0
0
0
1
1
33
0
0
0
1
0
205
0
0
0
1
0
125
0
0
0
1
0
48
0
0
0
0
6
127
0
0
0
0
6
56
0
0
0
0
5
245
0
0
0
0
5
180
0
0
0
0
5
118
0
0
0
0
5
59
0
0
0
0
5
2
0
0
0
0
4
204
0
0
0
0
4
152
0
0
0
0
4
102
0
0
0
0
4
54
0
0
0
0
4
9
0
0
0
0
3
221
0
0
0
0
3
179
0
0
0
0
3
139
0
0
0
0
3
100
0
0
0
0
3
64
0
0
0
0
3
28
0
0
0
0
2
251
0
0
0
0
2
218
0
0
0
0
2
187
0
0
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
80 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2 /*vtable End*/
176 /*error table entry*/
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
-1
-1
0
0
0
0
0
-1
0
-1
-1
-1
-1
0
-1
-1
-1
-2
-1
-1
-1
-1
-1
-2
0
-1
-2
-1
-3
-2
-1
-3
-2
-2
-1
-1
-1
-1
-1
-2
-3
-4
-5
-1
-3
-5
-1
-3
-6
-2
-5
-1
-5
-1
-6
-2
-8
-4
-11
-7
-3
-11
-7
-3
-13
-9
-5
-1
-14
-10
-6
-2
-19
-15
-11
-7
-3
-25
-21
-17
-13
-9
-5
-1
-35
-31
-27
-23
-19
-15
-11
-7
-3
-63
-59
-55
-51
-47
-43
-39
-35
-31
-27
-23
-19
-15
-11
-7
-3
0
0
0
0
0
/* end of Table =2 VGA */
/*loop4 for n_tbl*/
223 /*n_entry*/
0 /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x16
0
0x10
0
0x3c
0
0x1f
0
0x2e
0
0x2d
0
223 /*n_entry_burst*/
6 /*nbyte_entry*/
0 /*burstidx_min*/
6 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
8 /*lsb left shift*/
8 /*nbit_mask*/
1
8
8
8 /*nbit_mask*/
2
16
8
8 /*nbit_mask*/
3
24
8
8 /*nbit_mask*/
4
32
8
8 /*nbit_mask*/
5
40
8
8 /*nbit_mask*/
/*contains for n_entry_burst*/
3
55
3
104
93
250
3
55
4
26
89
219
3
55
2
250
85
233
3
55
0
184
82
34
3
55
5
34
78
131
3
55
4
193
75
12
3
55
1
204
71
187
3
55
5
134
68
141
3
55
5
221
65
130
3
55
6
95
62
152
3
55
4
103
59
206
3
55
4
79
57
34
3
55
4
54
54
147
3
55
2
154
52
32
3
55
4
231
49
199
3
55
3
174
47
136
3
55
5
0
45
97
3
55
2
13
43
82
3
55
1
125
41
89
3
55
3
168
39
117
3
55
2
145
37
166
3
55
5
173
35
234
3
55
0
230
34
66
3
55
2
195
32
171
3
55
6
59
31
37
3
55
6
124
29
176
3
55
5
128
28
75
3
55
5
116
26
245
3
55
2
27
25
174
3
55
4
153
24
116
3
55
2
116
23
72
3
55
5
35
22
40
3
55
2
128
21
21
3
55
4
83
20
13
3
55
0
191
19
17
3
55
1
212
18
31
3
55
4
149
17
55
3
55
6
35
16
89
3
55
3
191
15
133
3
55
1
98
14
186
3
55
3
30
13
247
3
55
6
138
13
60
3
55
2
192
12
138
3
55
2
186
11
223
3
55
4
90
11
59
3
55
5
153
10
158
3
55
4
134
10
8
3
55
5
222
9
120
3
55
1
64
8
239
3
55
2
42
8
107
3
55
0
96
7
237
3
55
0
234
7
116
3
55
2
75
7
0
3
55
3
18
6
145
3
55
1
224
6
39
3
55
3
253
5
193
3
55
1
143
5
96
3
55
6
145
5
2
3
55
4
172
4
169
3
55
1
93
4
84
3
55
2
45
4
2
3
55
6
25
3
179
3
55
5
143
3
104
3
55
6
59
3
32
3
55
0
160
2
220
3
55
1
21
2
154
3
55
0
48
2
91
3
55
3
193
2
30
3
55
4
114
1
228
3
55
1
137
1
173
3
55
0
240
1
120
3
55
1
255
1
69
3
55
4
20
1
20
3
55
6
149
0
229
3
55
2
86
0
185
3
55
3
251
0
142
3
55
4
99
0
101
3
55
3
13
0
62
3
55
6
20
0
24
3
43
6
106
0
0
3
9
3
156
0
0
2
232
3
215
0
0
2
201
0
24
0
0
2
170
5
45
0
0
2
141
5
133
0
0
2
114
0
197
0
0
2
87
3
196
0
0
2
62
1
0
0
0
2
37
5
86
0
0
2
14
3
75
0
0
1
248
1
43
0
0
1
226
5
74
0
0
1
206
2
50
0
0
1
186
4
211
0
0
1
167
6
86
0
0
1
149
6
129
0
0
1
132
5
26
0
0
1
116
1
236
0
0
1
100
3
88
0
0
1
85
2
151
0
0
1
70
6
15
0
0
1
57
0
99
0
0
1
43
5
46
0
0
1
31
0
128
0
0
1
18
5
247
0
0
1
7
1
166
0
0
0
252
0
150
0
0
0
241
2
165
0
0
0
231
1
25
0
0
0
221
2
106
0
0
0
211
6
119
0
0
0
202
6
141
0
0
0
194
2
141
0
0
0
186
0
246
0
0
0
178
1
172
0
0
0
170
4
152
0
0
0
163
3
8
0
0
0
156
3
126
0
0
0
149
5
227
0
0
0
143
3
140
0
0
0
137
2
252
0
0
0
131
4
31
0
0
0
126
0
75
0
0
0
120
4
159
0
0
0
115
3
217
0
0
0
110
4
129
0
0
0
105
6
136
0
0
0
101
3
71
0
0
0
97
1
71
0
0
0
93
0
123
0
0
0
89
0
214
0
0
0
85
2
76
0
0
0
81
4
208
0
0
0
78
1
191
0
0
0
74
6
62
0
0
0
71
5
18
0
0
0
68
4
202
0
0
0
65
5
92
0
0
0
63
0
38
0
0
0
60
2
80
0
0
0
57
5
57
0
0
0
55
2
65
0
0
0
52
6
144
0
0
0
50
4
240
0
0
0
48
3
240
0
0
0
46
3
138
0
0
0
44
3
183
0
0
0
42
4
114
0
0
0
40
5
180
0
0
0
39
0
224
0
0
0
37
3
31
0
0
0
35
5
213
0
0
0
34
2
101
0
0
0
32
5
250
0
0
0
31
3
95
0
0
0
30
1
40
0
0
0
28
5
233
0
0
0
27
4
109
0
0
0
26
3
72
0
0
0
25
2
120
0
0
0
24
1
248
0
0
0
23
1
197
0
0
0
22
1
220
0
0
0
21
2
57
0
0
0
20
2
218
0
0
0
19
3
188
0
0
0
18
4
220
0
0
0
17
6
55
0
0
0
17
1
51
0
0
0
16
2
253
0
0
0
15
4
252
0
0
0
15
0
148
0
0
0
14
2
245
0
0
0
13
5
131
0
0
0
13
1
164
0
0
0
12
4
136
0
0
0
12
0
252
0
0
0
11
4
47
0
0
0
11
0
238
0
0
0
10
4
105
0
0
0
10
1
109
0
0
0
9
5
42
0
0
0
9
2
110
0
0
0
8
6
104
0
0
0
8
3
230
0
0
0
8
1
127
0
0
0
7
5
202
0
0
0
7
3
150
0
0
0
7
1
123
0
0
0
6
6
14
0
0
0
6
4
30
0
0
0
6
2
68
0
0
0
6
0
126
0
0
0
5
5
100
0
0
0
5
3
195
0
0
0
5
2
53
0
0
0
5
0
183
0
0
0
4
5
225
0
0
0
4
4
131
0
0
0
4
3
52
0
0
0
4
1
243
0
0
0
4
0
192
0
0
0
3
6
49
0
0
0
3
5
23
0
0
0
3
4
10
0
0
0
3
3
7
0
0
0
3
2
15
0
0
0
3
1
34
0
0
0
3
0
63
0
0
0
2
5
254
0
0
0
2
5
46
0
0
0
2
4
103
0
0
0
2
3
168
0
0
0
2
2
241
0
0
0
2
2
66
0
0
0
2
1
154
0
0
0
2
0
250
0
0
0
2
0
96
0
0
0
1
6
101
0
0
0
1
5
216
0
0
0
1
5
81
0
0
0
1
4
208
0
0
0
1
4
84
0
0
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
135 /*loop4 for n_vtbl*/
0
0 /*etable,n_eidx,emin,escale in evtbl*/
/*vtable End*/
/*error table Start*/
2
223
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
1
0
1
0
0
1
0
1
0
0
1
1
0
1
1
1
1
1
1
0
1
2
0
1
1
1
1
1
0
2
1
3
1
2
1
2
3
3
0
1
1
1
1
1
0
4
4
3
1
5
4
2
6
3
0
4
1
5
1
5
0
4
8
3
7
11
4
8
12
3
7
11
1
5
9
13
0
4
8
12
16
20
4
8
12
16
20
24
1
5
9
13
17
21
25
29
33
37
4
8
12
16
20
24
28
32
36
40
44
48
52
/*end loop4*/