verilog xil_defaultlib -i "../../../../../../Vivado/2025.2/data/rsb/busdef" --include "../../../../HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/a415" --include "../../../../HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_crossbar_0_0/sim/design_1_axi_crossbar_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
