<pragmas>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="74" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE2st"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="76" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9layer_idx"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="80" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE12attn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="82" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9attn_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="84" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE17attn_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="86" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE19concat_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="88" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE20outproj_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="90" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE19resid0_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="92" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE16ln0_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="94" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE19ffn_w1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="96" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE20ffn_act_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="98" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE19ffn_w2_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="100" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE19resid1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="102" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE16ln1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="105" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE15attn_group_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="108" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14concat_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="110" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE15outproj_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="112" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14resid0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="114" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ln0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="117" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9ffn_stage"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="119" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ffn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="121" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14resid1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="123" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ln1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="125" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14stream_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="127" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE7wo_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="129" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11wo_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="131" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE12wo_comp_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="133" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE7w1_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="135" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11w1_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="137" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE12w1_comp_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="139" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE7w2_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="141" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11w2_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="143" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE12w2_comp_busy"/>
</pragmas>
