/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC1_CFG_H_
#define ASIC_REG_TPC1_CFG_H_

/*
 *****************************************
 *   TPC1_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE46400
/* TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE46404
/* TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE46408
/* TPC1_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE4640C
/* TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE46410
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE46414
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE46418
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE4641C
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE46420
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE46424
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE46428
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE4642C
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE46430
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE46434
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE46438
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE4643C
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE46440
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE46444
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE46448
/* TPC1_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE4644C
/* TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE46450
/* TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE46454
/* TPC1_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE46458
/* TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE4645C
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE46460
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE46464
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE46468
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE4646C
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE46470
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE46474
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE46478
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE4647C
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE46480
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE46484
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE46488
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE4648C
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE46490
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE46494
/* TPC1_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE46498
/* TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE4649C
/* TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE464A0
/* TPC1_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE464A4
/* TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE464A8
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE464AC
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE464B0
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE464B4
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE464B8
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE464BC
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE464C0
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE464C4
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE464C8
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE464CC
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE464D0
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE464D4
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE464D8
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE464DC
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE464E0
/* TPC1_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE464E4
/* TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE464E8
/* TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE464EC
/* TPC1_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE464F0
/* TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE464F4
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE464F8
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE464FC
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE46500
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE46504
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE46508
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE4650C
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE46510
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE46514
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE46518
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE4651C
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE46520
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE46524
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE46528
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE4652C
/* TPC1_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE46530
/* TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE46534
/* TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE46538
/* TPC1_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE4653C
/* TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE46540
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE46544
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE46548
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE4654C
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE46550
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE46554
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE46558
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE4655C
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE46560
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE46564
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE46568
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE4656C
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE46570
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE46574
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE46578
/* TPC1_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE4657C
/* TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE46580
/* TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE46584
/* TPC1_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE46588
/* TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE4658C
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE46590
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE46594
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE46598
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE4659C
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE465A0
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE465A4
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE465A8
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE465AC
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE465B0
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE465B4
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE465B8
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE465BC
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE465C0
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE465C4
/* TPC1_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE465C8
/* TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE465CC
/* TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE465D0
/* TPC1_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE465D4
/* TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE465D8
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE465DC
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE465E0
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE465E4
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE465E8
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE465EC
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE465F0
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE465F4
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE465F8
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE465FC
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE46600
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE46604
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE46608
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE4660C
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE46610
/* TPC1_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE46614
/* TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE46618
/* TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE4661C
/* TPC1_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC1_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC1_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE46620
/* TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE46624
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE46628
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE4662C
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE46630
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE46634
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE46638
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE4663C
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE46640
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE46644
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE46648
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE4664C
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE46650
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE46654
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE46658
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE4665C
/* TPC1_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC1_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE46660
/* TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE46664
/* TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_0                             0xE46668
/* TPC1_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC1_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_0                             0xE4666C
/* TPC1_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_1                             0xE46670
/* TPC1_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC1_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_1                             0xE46674
/* TPC1_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_2                             0xE46678
/* TPC1_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC1_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_2                             0xE4667C
/* TPC1_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_3                             0xE46680
/* TPC1_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC1_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_3                             0xE46684
/* TPC1_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_4                             0xE46688
/* TPC1_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC1_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_4                             0xE4668C
/* TPC1_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC1_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_SRF_0                                      0xE46690

#define mmTPC1_CFG_KERNEL_SRF_1                                      0xE46694

#define mmTPC1_CFG_KERNEL_SRF_2                                      0xE46698

#define mmTPC1_CFG_KERNEL_SRF_3                                      0xE4669C

#define mmTPC1_CFG_KERNEL_SRF_4                                      0xE466A0

#define mmTPC1_CFG_KERNEL_SRF_5                                      0xE466A4

#define mmTPC1_CFG_KERNEL_SRF_6                                      0xE466A8

#define mmTPC1_CFG_KERNEL_SRF_7                                      0xE466AC

#define mmTPC1_CFG_KERNEL_SRF_8                                      0xE466B0

#define mmTPC1_CFG_KERNEL_SRF_9                                      0xE466B4

#define mmTPC1_CFG_KERNEL_SRF_10                                     0xE466B8

#define mmTPC1_CFG_KERNEL_SRF_11                                     0xE466BC

#define mmTPC1_CFG_KERNEL_SRF_12                                     0xE466C0

#define mmTPC1_CFG_KERNEL_SRF_13                                     0xE466C4

#define mmTPC1_CFG_KERNEL_SRF_14                                     0xE466C8

#define mmTPC1_CFG_KERNEL_SRF_15                                     0xE466CC

#define mmTPC1_CFG_KERNEL_SRF_16                                     0xE466D0

#define mmTPC1_CFG_KERNEL_SRF_17                                     0xE466D4

#define mmTPC1_CFG_KERNEL_SRF_18                                     0xE466D8

#define mmTPC1_CFG_KERNEL_SRF_19                                     0xE466DC

#define mmTPC1_CFG_KERNEL_SRF_20                                     0xE466E0

#define mmTPC1_CFG_KERNEL_SRF_21                                     0xE466E4

#define mmTPC1_CFG_KERNEL_SRF_22                                     0xE466E8

#define mmTPC1_CFG_KERNEL_SRF_23                                     0xE466EC

#define mmTPC1_CFG_KERNEL_SRF_24                                     0xE466F0

#define mmTPC1_CFG_KERNEL_SRF_25                                     0xE466F4

#define mmTPC1_CFG_KERNEL_SRF_26                                     0xE466F8

#define mmTPC1_CFG_KERNEL_SRF_27                                     0xE466FC

#define mmTPC1_CFG_KERNEL_SRF_28                                     0xE46700

#define mmTPC1_CFG_KERNEL_SRF_29                                     0xE46704

#define mmTPC1_CFG_KERNEL_SRF_30                                     0xE46708

#define mmTPC1_CFG_KERNEL_SRF_31                                     0xE4670C
/* TPC1_CFG_KERNEL_SRF */
#define TPC1_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC1_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC1_CFG_KERNEL_KERNEL_CONFIG                              0xE46710
/* TPC1_CFG_KERNEL_KERNEL_CONFIG */
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC1_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE46714
/* TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC1_CFG_RESERVED_DESC_END                                 0xE46738
/* TPC1_CFG_RESERVED_DESC_END */
#define TPC1_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC1_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_ROUND_CSR                                         0xE467FC
/* TPC1_CFG_ROUND_CSR */
#define TPC1_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC1_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC1_CFG_TBUF_BASE_ADDR_LOW                                0xE46800
/* TPC1_CFG_TBUF_BASE_ADDR_LOW */
#define TPC1_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC1_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC1_CFG_TBUF_BASE_ADDR_HIGH                               0xE46804
/* TPC1_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC1_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC1_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC1_CFG_SEMAPHORE                                         0xE46808
/* TPC1_CFG_SEMAPHORE */
#define TPC1_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC1_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC1_CFG_VFLAGS                                            0xE4680C
/* TPC1_CFG_VFLAGS */
#define TPC1_CFG_VFLAGS_V_SHIFT                                      0
#define TPC1_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC1_CFG_SFLAGS                                            0xE46810
/* TPC1_CFG_SFLAGS */
#define TPC1_CFG_SFLAGS_V_SHIFT                                      0
#define TPC1_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC1_CFG_LFSR_POLYNOM                                      0xE46818
/* TPC1_CFG_LFSR_POLYNOM */
#define TPC1_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC1_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC1_CFG_STATUS                                            0xE4681C
/* TPC1_CFG_STATUS */
#define TPC1_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC1_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC1_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC1_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC1_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC1_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC1_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC1_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC1_CFG_CFG_BASE_ADDRESS_HIGH                             0xE46820
/* TPC1_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC1_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC1_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC1_CFG_CFG_SUBTRACT_VALUE                                0xE46824
/* TPC1_CFG_CFG_SUBTRACT_VALUE */
#define TPC1_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC1_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC1_CFG_SM_BASE_ADDRESS_LOW                               0xE46828
/* TPC1_CFG_SM_BASE_ADDRESS_LOW */
#define TPC1_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC1_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC1_CFG_SM_BASE_ADDRESS_HIGH                              0xE4682C
/* TPC1_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC1_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC1_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC1_CFG_TPC_CMD                                           0xE46830
/* TPC1_CFG_TPC_CMD */
#define TPC1_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC1_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC1_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC1_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC1_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC1_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC1_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC1_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC1_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC1_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC1_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC1_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC1_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC1_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC1_CFG_TPC_EXECUTE                                       0xE46838
/* TPC1_CFG_TPC_EXECUTE */
#define TPC1_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC1_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC1_CFG_TPC_STALL                                         0xE4683C
/* TPC1_CFG_TPC_STALL */
#define TPC1_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC1_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC1_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE46840
/* TPC1_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC1_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC1_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE46844
/* TPC1_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC1_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC1_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_MSS_CONFIG                                        0xE46854
/* TPC1_CFG_MSS_CONFIG */
#define TPC1_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC1_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC1_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC1_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC1_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC1_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC1_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC1_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC1_CFG_TPC_INTR_CAUSE                                    0xE46858
/* TPC1_CFG_TPC_INTR_CAUSE */
#define TPC1_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC1_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC1_CFG_TPC_INTR_MASK                                     0xE4685C
/* TPC1_CFG_TPC_INTR_MASK */
#define TPC1_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC1_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC1_CFG_TSB_CONFIG                                        0xE46860
/* TPC1_CFG_TSB_CONFIG */
#define TPC1_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC1_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC1_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC1_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC1_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC1_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC1_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC1_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC1_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE46A00
/* TPC1_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE46A04
/* TPC1_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE46A08
/* TPC1_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE46A0C
/* TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE46A10
/* TPC1_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE46A14
/* TPC1_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE46A18
/* TPC1_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE46A1C
/* TPC1_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE46A20
/* TPC1_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE46A24
/* TPC1_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE46A28
/* TPC1_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE46A2C
/* TPC1_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE46A30
/* TPC1_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE46A34
/* TPC1_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE46A38
/* TPC1_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE46A3C
/* TPC1_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE46A40
/* TPC1_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE46A44
/* TPC1_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE46A48
/* TPC1_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE46A4C
/* TPC1_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE46A50
/* TPC1_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE46A54
/* TPC1_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE46A58
/* TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE46A5C
/* TPC1_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE46A60
/* TPC1_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE46A64
/* TPC1_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE46A68
/* TPC1_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE46A6C
/* TPC1_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE46A70
/* TPC1_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE46A74
/* TPC1_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE46A78
/* TPC1_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE46A7C
/* TPC1_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE46A80
/* TPC1_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE46A84
/* TPC1_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE46A88
/* TPC1_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE46A8C
/* TPC1_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE46A90
/* TPC1_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE46A94
/* TPC1_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE46A98
/* TPC1_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE46A9C
/* TPC1_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE46AA0
/* TPC1_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE46AA4
/* TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE46AA8
/* TPC1_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE46AAC
/* TPC1_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE46AB0
/* TPC1_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE46AB4
/* TPC1_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE46AB8
/* TPC1_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE46ABC
/* TPC1_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE46AC0
/* TPC1_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE46AC4
/* TPC1_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE46AC8
/* TPC1_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE46ACC
/* TPC1_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE46AD0
/* TPC1_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE46AD4
/* TPC1_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE46AD8
/* TPC1_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE46ADC
/* TPC1_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE46AE0
/* TPC1_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE46AE4
/* TPC1_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE46AE8
/* TPC1_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE46AEC
/* TPC1_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE46AF0
/* TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE46AF4
/* TPC1_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE46AF8
/* TPC1_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE46AFC
/* TPC1_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE46B00
/* TPC1_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE46B04
/* TPC1_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE46B08
/* TPC1_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE46B0C
/* TPC1_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE46B10
/* TPC1_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE46B14
/* TPC1_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE46B18
/* TPC1_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE46B1C
/* TPC1_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE46B20
/* TPC1_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE46B24
/* TPC1_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE46B28
/* TPC1_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE46B2C
/* TPC1_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE46B30
/* TPC1_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE46B34
/* TPC1_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE46B38
/* TPC1_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE46B3C
/* TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE46B40
/* TPC1_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE46B44
/* TPC1_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE46B48
/* TPC1_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE46B4C
/* TPC1_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE46B50
/* TPC1_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE46B54
/* TPC1_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE46B58
/* TPC1_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE46B5C
/* TPC1_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE46B60
/* TPC1_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE46B64
/* TPC1_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE46B68
/* TPC1_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE46B6C
/* TPC1_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE46B70
/* TPC1_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE46B74
/* TPC1_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE46B78
/* TPC1_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE46B7C
/* TPC1_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE46B80
/* TPC1_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE46B84
/* TPC1_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE46B88
/* TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE46B8C
/* TPC1_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE46B90
/* TPC1_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE46B94
/* TPC1_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE46B98
/* TPC1_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE46B9C
/* TPC1_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE46BA0
/* TPC1_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE46BA4
/* TPC1_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE46BA8
/* TPC1_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE46BAC
/* TPC1_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE46BB0
/* TPC1_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE46BB4
/* TPC1_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE46BB8
/* TPC1_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE46BBC
/* TPC1_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE46BC0
/* TPC1_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE46BC4
/* TPC1_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE46BC8
/* TPC1_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE46BCC
/* TPC1_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE46BD0
/* TPC1_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE46BD4
/* TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE46BD8
/* TPC1_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE46BDC
/* TPC1_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE46BE0
/* TPC1_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE46BE4
/* TPC1_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE46BE8
/* TPC1_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE46BEC
/* TPC1_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE46BF0
/* TPC1_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE46BF4
/* TPC1_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE46BF8
/* TPC1_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE46BFC
/* TPC1_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE46C00
/* TPC1_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE46C04
/* TPC1_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE46C08
/* TPC1_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE46C0C
/* TPC1_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE46C10
/* TPC1_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE46C14
/* TPC1_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC1_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE46C18
/* TPC1_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC1_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC1_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE46C1C
/* TPC1_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC1_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC1_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE46C20
/* TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE46C24
/* TPC1_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC1_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE46C28
/* TPC1_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC1_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE46C2C
/* TPC1_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE46C30
/* TPC1_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC1_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE46C34
/* TPC1_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC1_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE46C38
/* TPC1_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE46C3C
/* TPC1_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC1_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE46C40
/* TPC1_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC1_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE46C44
/* TPC1_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE46C48
/* TPC1_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC1_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE46C4C
/* TPC1_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC1_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE46C50
/* TPC1_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE46C54
/* TPC1_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC1_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC1_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE46C58
/* TPC1_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC1_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC1_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE46C5C
/* TPC1_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC1_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC1_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC1_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE46C60
/* TPC1_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC1_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC1_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC1_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE46C64
/* TPC1_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC1_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC1_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_BASE_DIM_0                                 0xE46C68
/* TPC1_CFG_QM_TID_BASE_DIM_0 */
#define TPC1_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC1_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_SIZE_DIM_0                                 0xE46C6C
/* TPC1_CFG_QM_TID_SIZE_DIM_0 */
#define TPC1_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC1_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_BASE_DIM_1                                 0xE46C70
/* TPC1_CFG_QM_TID_BASE_DIM_1 */
#define TPC1_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC1_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_SIZE_DIM_1                                 0xE46C74
/* TPC1_CFG_QM_TID_SIZE_DIM_1 */
#define TPC1_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC1_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_BASE_DIM_2                                 0xE46C78
/* TPC1_CFG_QM_TID_BASE_DIM_2 */
#define TPC1_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC1_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_SIZE_DIM_2                                 0xE46C7C
/* TPC1_CFG_QM_TID_SIZE_DIM_2 */
#define TPC1_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC1_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_BASE_DIM_3                                 0xE46C80
/* TPC1_CFG_QM_TID_BASE_DIM_3 */
#define TPC1_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC1_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_SIZE_DIM_3                                 0xE46C84
/* TPC1_CFG_QM_TID_SIZE_DIM_3 */
#define TPC1_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC1_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_BASE_DIM_4                                 0xE46C88
/* TPC1_CFG_QM_TID_BASE_DIM_4 */
#define TPC1_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC1_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_TID_SIZE_DIM_4                                 0xE46C8C
/* TPC1_CFG_QM_TID_SIZE_DIM_4 */
#define TPC1_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC1_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC1_CFG_QM_SRF_0                                          0xE46C90

#define mmTPC1_CFG_QM_SRF_1                                          0xE46C94

#define mmTPC1_CFG_QM_SRF_2                                          0xE46C98

#define mmTPC1_CFG_QM_SRF_3                                          0xE46C9C

#define mmTPC1_CFG_QM_SRF_4                                          0xE46CA0

#define mmTPC1_CFG_QM_SRF_5                                          0xE46CA4

#define mmTPC1_CFG_QM_SRF_6                                          0xE46CA8

#define mmTPC1_CFG_QM_SRF_7                                          0xE46CAC

#define mmTPC1_CFG_QM_SRF_8                                          0xE46CB0

#define mmTPC1_CFG_QM_SRF_9                                          0xE46CB4

#define mmTPC1_CFG_QM_SRF_10                                         0xE46CB8

#define mmTPC1_CFG_QM_SRF_11                                         0xE46CBC

#define mmTPC1_CFG_QM_SRF_12                                         0xE46CC0

#define mmTPC1_CFG_QM_SRF_13                                         0xE46CC4

#define mmTPC1_CFG_QM_SRF_14                                         0xE46CC8

#define mmTPC1_CFG_QM_SRF_15                                         0xE46CCC

#define mmTPC1_CFG_QM_SRF_16                                         0xE46CD0

#define mmTPC1_CFG_QM_SRF_17                                         0xE46CD4

#define mmTPC1_CFG_QM_SRF_18                                         0xE46CD8

#define mmTPC1_CFG_QM_SRF_19                                         0xE46CDC

#define mmTPC1_CFG_QM_SRF_20                                         0xE46CE0

#define mmTPC1_CFG_QM_SRF_21                                         0xE46CE4

#define mmTPC1_CFG_QM_SRF_22                                         0xE46CE8

#define mmTPC1_CFG_QM_SRF_23                                         0xE46CEC

#define mmTPC1_CFG_QM_SRF_24                                         0xE46CF0

#define mmTPC1_CFG_QM_SRF_25                                         0xE46CF4

#define mmTPC1_CFG_QM_SRF_26                                         0xE46CF8

#define mmTPC1_CFG_QM_SRF_27                                         0xE46CFC

#define mmTPC1_CFG_QM_SRF_28                                         0xE46D00

#define mmTPC1_CFG_QM_SRF_29                                         0xE46D04

#define mmTPC1_CFG_QM_SRF_30                                         0xE46D08

#define mmTPC1_CFG_QM_SRF_31                                         0xE46D0C
/* TPC1_CFG_QM_SRF */
#define TPC1_CFG_QM_SRF_V_SHIFT                                      0
#define TPC1_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC1_CFG_QM_KERNEL_CONFIG                                  0xE46D10
/* TPC1_CFG_QM_KERNEL_CONFIG */
#define TPC1_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC1_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC1_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC1_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC1_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC1_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC1_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE46D14
/* TPC1_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC1_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC1_CFG_ARUSER                                            0xE46D18
/* TPC1_CFG_ARUSER */
#define TPC1_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC1_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC1_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC1_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC1_CFG_ARUSER_V_SHIFT                                      11
#define TPC1_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC1_CFG_AWUSER                                            0xE46D1C
/* TPC1_CFG_AWUSER */
#define TPC1_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC1_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC1_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC1_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC1_CFG_AWUSER_V_SHIFT                                      11
#define TPC1_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC1_CFG_FUNC_MBIST_CNTRL                                  0xE46E00
/* TPC1_CFG_FUNC_MBIST_CNTRL */
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC1_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC1_CFG_FUNC_MBIST_PAT                                    0xE46E04
/* TPC1_CFG_FUNC_MBIST_PAT */
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC1_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC1_CFG_FUNC_MBIST_MEM_0                                  0xE46E08

#define mmTPC1_CFG_FUNC_MBIST_MEM_1                                  0xE46E0C

#define mmTPC1_CFG_FUNC_MBIST_MEM_2                                  0xE46E10

#define mmTPC1_CFG_FUNC_MBIST_MEM_3                                  0xE46E14

#define mmTPC1_CFG_FUNC_MBIST_MEM_4                                  0xE46E18

#define mmTPC1_CFG_FUNC_MBIST_MEM_5                                  0xE46E1C

#define mmTPC1_CFG_FUNC_MBIST_MEM_6                                  0xE46E20

#define mmTPC1_CFG_FUNC_MBIST_MEM_7                                  0xE46E24

#define mmTPC1_CFG_FUNC_MBIST_MEM_8                                  0xE46E28

#define mmTPC1_CFG_FUNC_MBIST_MEM_9                                  0xE46E2C
/* TPC1_CFG_FUNC_MBIST_MEM */
#define TPC1_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC1_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC1_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC1_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC1_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC1_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC1_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC1_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC1_CFG_H_ */

