#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 10 01:19:44 2021
# Process ID: 466852
# Current directory: D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/project_1.runs/design_1_mem1024x32_0_0_synth_1
# Command line: vivado.exe -log design_1_mem1024x32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem1024x32_0_0.tcl
# Log file: D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/project_1.runs/design_1_mem1024x32_0_0_synth_1/design_1_mem1024x32_0_0.vds
# Journal file: D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/project_1.runs/design_1_mem1024x32_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mem1024x32_0_0.tcl -notrace
