#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x12c9f30 .scope module, "testshiftregister" "testshiftregister" 2 5;
 .timescale 0 0;
v0x13081b0_0 .var "begintest", 0 0;
v0x13082a0_0 .net "clk", 0 0, v0x13078f0_0;  1 drivers
v0x1308340_0 .net "dutpassed", 0 0, v0x13079b0_0;  1 drivers
v0x1308410_0 .net "endtest", 0 0, v0x1307a80_0;  1 drivers
v0x13084e0_0 .net "parallelDataIn", 7 0, v0x1307b20_0;  1 drivers
v0x1308620_0 .net "parallelDataOut", 7 0, L_0x1308bb0;  1 drivers
v0x1308710_0 .net "parallelLoad", 0 0, v0x1307ce0_0;  1 drivers
v0x1308800_0 .net "peripheralClkEdge", 0 0, v0x1307db0_0;  1 drivers
v0x13088f0_0 .net "serialDataIn", 0 0, v0x1307e80_0;  1 drivers
v0x1308a20_0 .net "serialDataOut", 0 0, L_0x1308b10;  1 drivers
E_0x12da880 .event posedge, v0x1307a80_0;
S_0x12c9c00 .scope module, "dut" "shiftregister" 2 19, 3 9 0, S_0x12c9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x12e8dc0 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x1308bb0 .functor BUFZ 8, v0x13072a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12d4980_0 .net "clk", 0 0, v0x13078f0_0;  alias, 1 drivers
v0x1306d80_0 .net "parallelDataIn", 7 0, v0x1307b20_0;  alias, 1 drivers
v0x1306e60_0 .net "parallelDataOut", 7 0, L_0x1308bb0;  alias, 1 drivers
v0x1306f50_0 .net "parallelLoad", 0 0, v0x1307ce0_0;  alias, 1 drivers
v0x1307010_0 .net "peripheralClkEdge", 0 0, v0x1307db0_0;  alias, 1 drivers
v0x1307120_0 .net "serialDataIn", 0 0, v0x1307e80_0;  alias, 1 drivers
v0x13071e0_0 .net "serialDataOut", 0 0, L_0x1308b10;  alias, 1 drivers
v0x13072a0_0 .var "shiftregistermem", 7 0;
E_0x12da980 .event posedge, v0x12d4980_0;
L_0x1308b10 .part v0x13072a0_0, 7, 1;
S_0x13074a0 .scope module, "test" "shiftregtestbench" 2 28, 2 57 0, S_0x12c9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "serialDataOut"
    .port_info 4 /INPUT 8 "parallelDataOut"
    .port_info 5 /OUTPUT 1 "clk"
    .port_info 6 /OUTPUT 1 "peripheralClkEdge"
    .port_info 7 /OUTPUT 1 "parallelLoad"
    .port_info 8 /OUTPUT 8 "parallelDataIn"
    .port_info 9 /OUTPUT 1 "serialDataIn"
v0x1307810_0 .net "begintest", 0 0, v0x13081b0_0;  1 drivers
v0x13078f0_0 .var "clk", 0 0;
v0x13079b0_0 .var "dutpassed", 0 0;
v0x1307a80_0 .var "endtest", 0 0;
v0x1307b20_0 .var "parallelDataIn", 7 0;
v0x1307c10_0 .net "parallelDataOut", 7 0, L_0x1308bb0;  alias, 1 drivers
v0x1307ce0_0 .var "parallelLoad", 0 0;
v0x1307db0_0 .var "peripheralClkEdge", 0 0;
v0x1307e80_0 .var "serialDataIn", 0 0;
v0x1307fe0_0 .net "serialDataOut", 0 0, L_0x1308b10;  alias, 1 drivers
E_0x12d9b60 .event posedge, v0x1307810_0;
    .scope S_0x12c9c00;
T_0 ;
    %wait E_0x12da980;
    %load/vec4 v0x1306f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x1306d80_0;
    %assign/vec4 v0x13072a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1307010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x13072a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x13072a0_0, 0;
    %load/vec4 v0x1307120_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13072a0_0, 4, 5;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13074a0;
T_1 ;
    %vpi_call 2 75 "$dumpfile", "../wave/testShiftRegister.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13074a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13078f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307ce0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1307b20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x13074a0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x13078f0_0;
    %nor/r;
    %store/vec4 v0x13078f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13074a0;
T_3 ;
    %wait E_0x12d9b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307ce0_0, 0, 1;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x1307b20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 146, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 132 "$display", "Test Case 1.1 Failed" {0 0 0};
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 36, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 141 "$display", "Test Case 1.2 Failed" {0 0 0};
T_3.2 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 72, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 150 "$display", "Test Case 1.3 Failed" {0 0 0};
T_3.4 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 144, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 159 "$display", "Test Case 1.4 Failed" {0 0 0};
T_3.6 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 32, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 168 "$display", "Test Case 1.5 Failed" {0 0 0};
T_3.8 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 64, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 177 "$display", "Test Case 1.6 Failed" {0 0 0};
T_3.10 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 186 "$display", "Test Case 1.7 Failed" {0 0 0};
T_3.12 ;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 195 "$display", "Test Case 1.8 Failed" {0 0 0};
T_3.14 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307ce0_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x1307b20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 59, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 227 "$display", "Test Case 2.1 Failed" {0 0 0};
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307ce0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1307b20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307e80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x1307fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1307c10_0;
    %pad/u 32;
    %cmpi/ne 59, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13079b0_0, 0, 1;
    %vpi_call 2 256 "$display", "%d, %d", v0x1307fe0_0, v0x1307c10_0 {0 0 0};
    %vpi_call 2 257 "$display", "Test Case 3.1 Failed" {0 0 0};
T_3.18 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1307a80_0, 0, 1;
    %vpi_call 2 262 "$finish" {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x12c9f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13081b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13081b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_4;
    .scope S_0x12c9f30;
T_5 ;
    %wait E_0x12da880;
    %load/vec4 v0x1308340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 49 "$display", "\012\033[32mDUT passed?: %b\033[37m\012", v0x1308340_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 51 "$display", "\012\033[31mDUT passed?: %b\033[37m\012", v0x1308340_0 {0 0 0};
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../verilog/shiftregister.t.v";
    "../verilog/shiftregister.v";
