Qflow static timing analysis logfile created on Tue Nov 25 08:29:58 PM KST 2025
Converting qrouter output to vesta delay format
Running rc2dly -r nco.rc -l /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib -V /home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/top_layout/synthesis/nco.rtl.v
-d nco.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r nco.rc -l /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib -V /home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/top_layout/synthesis/nco.rtl.v
-d nco.spef
Converting qrouter output to SDF delay format
Running rc2dly -r nco.rc -l /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib -V /home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/top_layout/synthesis/nco.rtl.v
-d nco.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d nco.dly --long nco.rtlnopwr.v /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.100
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "etri05_stdcells"
End of library at line 6613
Lib read /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib:  Processed 6615 lines.
Parsing module "nco"
Verilog netlist read:  Processed 114535 lines.
Number of paths analyzed:  718

Top 20 maximum delay paths:
Path _10730_/CLK to _10699_/D delay 5157.28 ps
      0.2 ps                 clk_bF$buf21: CLKBUF1_insert86/Y -> _10730_/CLK
    448.2 ps  \genblk1[3].u_ce.Xin12b [7]:          _10730_/Q ->  _9932_/A
    662.2 ps                       _2675_:           _9932_/Y ->  _9934_/B
    863.5 ps                       _2677_:           _9934_/Y ->  _9941_/D
   1184.5 ps                       _2684_:           _9941_/Y -> _10008_/A
   1665.6 ps                       _2748_:          _10008_/Y -> _10060_/C
   1885.2 ps                       _2798_:          _10060_/Y -> _10101_/C
   2295.0 ps                       _2837_:          _10101_/Y -> _10151_/C
   2742.1 ps                       _2885_:          _10151_/Y -> _10152_/A
   3093.3 ps                       _2886_:          _10152_/Y -> _10154_/C
   3361.7 ps                       _2888_:          _10154_/Y -> _10157_/C
   3622.4 ps                       _2891_:          _10157_/Y -> _10161_/A
   3912.1 ps                       _2895_:          _10161_/Y -> _10182_/B
   4079.1 ps                       _2915_:          _10182_/Y -> _10183_/A
   4282.2 ps                       _2916_:          _10183_/Y -> _10188_/B
   4573.2 ps                       _2921_:          _10188_/Y -> _10189_/C
   4677.8 ps                       _2525_:          _10189_/Y -> _10699_/D

   clock skew at destination = 114.483
   setup at destination = 364.973

Path _10730_/CLK to _10700_/D delay 5131.43 ps
      0.2 ps                 clk_bF$buf21: CLKBUF1_insert86/Y -> _10730_/CLK
    448.2 ps  \genblk1[3].u_ce.Xin12b [7]:          _10730_/Q ->  _9932_/A
    662.2 ps                       _2675_:           _9932_/Y ->  _9934_/B
    863.5 ps                       _2677_:           _9934_/Y ->  _9941_/D
   1184.5 ps                       _2684_:           _9941_/Y -> _10008_/A
   1665.6 ps                       _2748_:          _10008_/Y -> _10060_/C
   1885.2 ps                       _2798_:          _10060_/Y -> _10101_/C
   2295.0 ps                       _2837_:          _10101_/Y -> _10151_/C
   2742.1 ps                       _2885_:          _10151_/Y -> _10152_/A
   3093.3 ps                       _2886_:          _10152_/Y -> _10154_/C
   3361.7 ps                       _2888_:          _10154_/Y -> _10157_/C
   3622.4 ps                       _2891_:          _10157_/Y -> _10161_/A
   3912.1 ps                       _2895_:          _10161_/Y -> _10182_/B
   4079.1 ps                       _2915_:          _10182_/Y -> _10183_/A
   4282.2 ps                       _2916_:          _10183_/Y -> _10201_/C
   4408.2 ps                       _2933_:          _10201_/Y -> _10204_/A
   4550.5 ps                       _2936_:          _10204_/Y -> _10205_/B
   4653.8 ps                       _2526_:          _10205_/Y -> _10700_/D

   clock skew at destination = 114.302
   setup at destination = 363.323

Path _13479_/CLK to _13452_/D delay 5128.81 ps
      0.0 ps               clk_bF$buf52: CLKBUF1_insert55/Y -> _13479_/CLK
    439.7 ps  \genblk1[6].u_ce.Yin1 [0]:          _13479_/Q -> _12972_/A
    569.5 ps                     _5440_:          _12972_/Y -> _12974_/B
    728.8 ps                     _5442_:          _12974_/Y -> _12975_/B
    860.7 ps                     _5443_:          _12975_/Y -> _12979_/B
   1197.0 ps                     _5447_:          _12979_/Y -> _12991_/C
   1645.7 ps                     _5459_:          _12991_/Y -> _13074_/B
   1994.2 ps                     _5538_:          _13074_/Y -> _13077_/B
   2284.5 ps                     _5541_:          _13077_/Y -> _13110_/C
   2550.3 ps                     _5572_:          _13110_/Y -> _13144_/B
   2734.1 ps                     _5605_:          _13144_/Y -> _13145_/B
   2873.7 ps                     _5606_:          _13145_/Y -> _13146_/C
   3037.9 ps                     _5607_:          _13146_/Y -> _13150_/A
   3313.5 ps                     _5611_:          _13150_/Y -> _13156_/B
   3497.3 ps                     _5616_:          _13156_/Y -> _13158_/C
   3859.4 ps                     _5618_:          _13158_/Y -> _13196_/A
   4121.7 ps                     _5654_:          _13196_/Y -> _13214_/A
   4328.0 ps                     _5671_:          _13214_/Y -> _13219_/A
   4556.6 ps                     _5676_:          _13219_/Y -> _13221_/B
   4654.4 ps                     _5052_:          _13221_/Y -> _13452_/D

   clock skew at destination = 109.769
   setup at destination = 364.656

Path _12591_/CLK to _12560_/D delay 5124.65 ps
      0.4 ps                 clk_bF$buf60: CLKBUF1_insert47/Y -> _12591_/CLK
    442.3 ps  \genblk1[5].u_ce.Yin12b [4]:          _12591_/Q -> _11878_/A
    730.9 ps                       _4445_:          _11878_/Y -> _12066_/B
   1053.3 ps                       _4625_:          _12066_/Y -> _12071_/B
   1218.5 ps                       _4630_:          _12071_/Y -> _12073_/A
   1363.2 ps                       _4632_:          _12073_/Y -> _12074_/B
   1696.3 ps                       _4633_:          _12074_/Y -> _12157_/B
   2024.4 ps                       _4712_:          _12157_/Y -> _12160_/B
   2311.5 ps                       _4715_:          _12160_/Y -> _12193_/C
   2573.0 ps                       _4746_:          _12193_/Y -> _12227_/B
   2756.4 ps                       _4779_:          _12227_/Y -> _12228_/B
   2893.0 ps                       _4780_:          _12228_/Y -> _12229_/C
   3052.4 ps                       _4781_:          _12229_/Y -> _12233_/A
   3322.7 ps                       _4785_:          _12233_/Y -> _12239_/B
   3505.9 ps                       _4790_:          _12239_/Y -> _12241_/C
   3861.1 ps                       _4792_:          _12241_/Y -> _12279_/A
   4124.6 ps                       _4828_:          _12279_/Y -> _12297_/A
   4329.7 ps                       _4845_:          _12297_/Y -> _12302_/A
   4557.5 ps                       _4850_:          _12302_/Y -> _12304_/B
   4656.7 ps                       _4214_:          _12304_/Y -> _12560_/D

   clock skew at destination = 103.148
   setup at destination = 364.766

Path _7971_/CLK to _7940_/D delay 5088.72 ps
      0.9 ps                 clk_bF$buf31: CLKBUF1_insert76/Y -> _7971_/CLK
    413.5 ps  \genblk1[0].u_ce.Yin12b [4]:           _7971_/Q -> _7258_/A
    704.6 ps                        _255_:           _7258_/Y -> _7446_/B
    982.7 ps                        _435_:           _7446_/Y -> _7451_/B
   1133.0 ps                        _440_:           _7451_/Y -> _7453_/A
   1277.4 ps                        _442_:           _7453_/Y -> _7454_/B
   1611.3 ps                        _443_:           _7454_/Y -> _7537_/B
   1941.4 ps                        _522_:           _7537_/Y -> _7540_/B
   2227.4 ps                        _525_:           _7540_/Y -> _7573_/C
   2488.2 ps                        _556_:           _7573_/Y -> _7607_/B
   2671.4 ps                        _589_:           _7607_/Y -> _7608_/B
   2811.0 ps                        _590_:           _7608_/Y -> _7609_/C
   2976.4 ps                        _591_:           _7609_/Y -> _7613_/A
   3258.5 ps                        _595_:           _7613_/Y -> _7619_/B
   3447.4 ps                        _600_:           _7619_/Y -> _7621_/C
   3807.7 ps                        _602_:           _7621_/Y -> _7659_/A
   4070.7 ps                        _638_:           _7659_/Y -> _7677_/A
   4278.9 ps                        _655_:           _7677_/Y -> _7682_/A
   4509.1 ps                        _660_:           _7682_/Y -> _7684_/B
   4608.3 ps                         _24_:           _7684_/Y -> _7940_/D

   clock skew at destination = 115.597
   setup at destination = 364.798

Path _13479_/CLK to _13451_/D delay 5079.85 ps
      0.0 ps               clk_bF$buf52: CLKBUF1_insert55/Y -> _13479_/CLK
    439.7 ps  \genblk1[6].u_ce.Yin1 [0]:          _13479_/Q -> _12972_/A
    569.5 ps                     _5440_:          _12972_/Y -> _12974_/B
    728.8 ps                     _5442_:          _12974_/Y -> _12975_/B
    860.7 ps                     _5443_:          _12975_/Y -> _12979_/B
   1197.0 ps                     _5447_:          _12979_/Y -> _12991_/C
   1645.7 ps                     _5459_:          _12991_/Y -> _13074_/B
   1994.2 ps                     _5538_:          _13074_/Y -> _13077_/B
   2284.5 ps                     _5541_:          _13077_/Y -> _13110_/C
   2550.3 ps                     _5572_:          _13110_/Y -> _13144_/B
   2734.1 ps                     _5605_:          _13144_/Y -> _13145_/B
   2873.7 ps                     _5606_:          _13145_/Y -> _13146_/C
   3037.9 ps                     _5607_:          _13146_/Y -> _13150_/A
   3313.5 ps                     _5611_:          _13150_/Y -> _13156_/B
   3497.3 ps                     _5616_:          _13156_/Y -> _13158_/C
   3859.4 ps                     _5618_:          _13158_/Y -> _13196_/A
   4121.7 ps                     _5654_:          _13196_/Y -> _13208_/A
   4286.4 ps                     _5666_:          _13208_/Y -> _13210_/A
   4474.5 ps                     _5668_:          _13210_/Y -> _13211_/C
   4603.9 ps                     _5051_:          _13211_/Y -> _13451_/D

   clock skew at destination = 109.769
   setup at destination = 366.2

Path _9819_/CLK to _9788_/D delay 5063.72 ps
      0.2 ps                 clk_bF$buf13: CLKBUF1_insert94/Y -> _9819_/CLK
    413.7 ps  \genblk1[2].u_ce.Yin12b [4]:           _9819_/Q -> _9106_/A
    706.4 ps                       _1931_:           _9106_/Y -> _9294_/B
    982.6 ps                       _2111_:           _9294_/Y -> _9299_/B
   1132.4 ps                       _2116_:           _9299_/Y -> _9301_/A
   1276.7 ps                       _2118_:           _9301_/Y -> _9302_/B
   1605.7 ps                       _2119_:           _9302_/Y -> _9385_/B
   1931.4 ps                       _2198_:           _9385_/Y -> _9388_/B
   2218.1 ps                       _2201_:           _9388_/Y -> _9421_/C
   2482.4 ps                       _2232_:           _9421_/Y -> _9455_/B
   2666.4 ps                       _2265_:           _9455_/Y -> _9456_/B
   2803.2 ps                       _2266_:           _9456_/Y -> _9457_/C
   2961.1 ps                       _2267_:           _9457_/Y -> _9461_/A
   3231.9 ps                       _2271_:           _9461_/Y -> _9467_/B
   3414.7 ps                       _2276_:           _9467_/Y -> _9469_/C
   3777.8 ps                       _2278_:           _9469_/Y -> _9507_/A
   4045.5 ps                       _2314_:           _9507_/Y -> _9525_/A
   4260.6 ps                       _2331_:           _9525_/Y -> _9530_/A
   4492.4 ps                       _2336_:           _9530_/Y -> _9532_/B
   4591.9 ps                       _1700_:           _9532_/Y -> _9788_/D

   clock skew at destination = 107.064
   setup at destination = 364.743

Path _11667_/CLK to _11636_/D delay 5063.48 ps
      0.2 ps                 clk_bF$buf74: CLKBUF1_insert33/Y -> _11667_/CLK
    415.7 ps  \genblk1[4].u_ce.Yin12b [4]:          _11667_/Q -> _10954_/A
    708.7 ps                       _3607_:          _10954_/Y -> _11142_/B
    996.4 ps                       _3787_:          _11142_/Y -> _11147_/B
   1149.2 ps                       _3792_:          _11147_/Y -> _11149_/A
   1298.9 ps                       _3794_:          _11149_/Y -> _11150_/B
   1631.8 ps                       _3795_:          _11150_/Y -> _11233_/B
   1955.7 ps                       _3874_:          _11233_/Y -> _11236_/B
   2243.1 ps                       _3877_:          _11236_/Y -> _11269_/C
   2507.3 ps                       _3908_:          _11269_/Y -> _11303_/B
   2691.3 ps                       _3941_:          _11303_/Y -> _11304_/B
   2828.3 ps                       _3942_:          _11304_/Y -> _11305_/C
   2985.7 ps                       _3943_:          _11305_/Y -> _11309_/A
   3257.6 ps                       _3947_:          _11309_/Y -> _11315_/B
   3442.3 ps                       _3952_:          _11315_/Y -> _11317_/C
   3800.0 ps                       _3954_:          _11317_/Y -> _11355_/A
   4061.1 ps                       _3990_:          _11355_/Y -> _11373_/A
   4265.9 ps                       _4007_:          _11373_/Y -> _11378_/A
   4495.1 ps                       _4012_:          _11378_/Y -> _11380_/B
   4596.4 ps                       _3376_:          _11380_/Y -> _11636_/D

   clock skew at destination = 102.173
   setup at destination = 364.95

Path _10743_/CLK to _10712_/D delay 5063.46 ps
      0.4 ps                  clk_bF$buf7: CLKBUF1_insert100/Y -> _10743_/CLK
    413.7 ps  \genblk1[3].u_ce.Yin12b [4]:           _10743_/Q -> _10030_/A
    706.9 ps                       _2769_:           _10030_/Y -> _10218_/B
    983.6 ps                       _2949_:           _10218_/Y -> _10223_/B
   1133.5 ps                       _2954_:           _10223_/Y -> _10225_/A
   1275.4 ps                       _2956_:           _10225_/Y -> _10226_/B
   1605.0 ps                       _2957_:           _10226_/Y -> _10309_/B
   1929.3 ps                       _3036_:           _10309_/Y -> _10312_/B
   2213.7 ps                       _3039_:           _10312_/Y -> _10345_/C
   2476.1 ps                       _3070_:           _10345_/Y -> _10379_/B
   2661.9 ps                       _3103_:           _10379_/Y -> _10380_/B
   2800.3 ps                       _3104_:           _10380_/Y -> _10381_/C
   2959.0 ps                       _3105_:           _10381_/Y -> _10385_/A
   3232.8 ps                       _3109_:           _10385_/Y -> _10391_/B
   3416.9 ps                       _3114_:           _10391_/Y -> _10393_/C
   3775.7 ps                       _3116_:           _10393_/Y -> _10431_/A
   4036.9 ps                       _3152_:           _10431_/Y -> _10449_/A
   4253.3 ps                       _3169_:           _10449_/Y -> _10454_/A
   4486.3 ps                       _3174_:           _10454_/Y -> _10456_/B
   4585.8 ps                       _2538_:           _10456_/Y -> _10712_/D

   clock skew at destination = 112.845
   setup at destination = 364.8

Path _12591_/CLK to _12559_/D delay 5054.57 ps
      0.4 ps                 clk_bF$buf60: CLKBUF1_insert47/Y -> _12591_/CLK
    442.3 ps  \genblk1[5].u_ce.Yin12b [4]:          _12591_/Q -> _11878_/A
    730.9 ps                       _4445_:          _11878_/Y -> _12066_/B
   1053.3 ps                       _4625_:          _12066_/Y -> _12071_/B
   1218.5 ps                       _4630_:          _12071_/Y -> _12073_/A
   1363.2 ps                       _4632_:          _12073_/Y -> _12074_/B
   1696.3 ps                       _4633_:          _12074_/Y -> _12157_/B
   2024.4 ps                       _4712_:          _12157_/Y -> _12160_/B
   2311.5 ps                       _4715_:          _12160_/Y -> _12193_/C
   2573.0 ps                       _4746_:          _12193_/Y -> _12227_/B
   2756.4 ps                       _4779_:          _12227_/Y -> _12228_/B
   2893.0 ps                       _4780_:          _12228_/Y -> _12229_/C
   3052.4 ps                       _4781_:          _12229_/Y -> _12233_/A
   3322.7 ps                       _4785_:          _12233_/Y -> _12239_/B
   3505.9 ps                       _4790_:          _12239_/Y -> _12241_/C
   3861.1 ps                       _4792_:          _12241_/Y -> _12279_/A
   4124.6 ps                       _4828_:          _12279_/Y -> _12291_/A
   4289.5 ps                       _4840_:          _12291_/Y -> _12293_/A
   4461.0 ps                       _4842_:          _12293_/Y -> _12294_/C
   4585.5 ps                       _4213_:          _12294_/Y -> _12559_/D

   clock skew at destination = 103.148
   setup at destination = 365.927

Path _14202_/CLK to _14183_/D delay 5048.97 ps
      0.3 ps                 clk_bF$buf39: CLKBUF1_insert68/Y -> _14202_/CLK
    414.2 ps  \genblk1[7].u_ce.Yin12b [4]:          _14202_/Q -> _13672_/A
    707.3 ps                       _6046_:          _13672_/Y -> _13860_/B
    991.7 ps                       _6226_:          _13860_/Y -> _13865_/B
   1143.9 ps                       _6231_:          _13865_/Y -> _13867_/A
   1285.0 ps                       _6233_:          _13867_/Y -> _13868_/B
   1611.4 ps                       _6234_:          _13868_/Y -> _13951_/B
   1937.0 ps                       _6313_:          _13951_/Y -> _13954_/B
   2225.2 ps                       _6316_:          _13954_/Y -> _13987_/C
   2494.3 ps                       _6347_:          _13987_/Y -> _14021_/B
   2680.0 ps                       _6380_:          _14021_/Y -> _14022_/B
   2818.7 ps                       _6381_:          _14022_/Y -> _14023_/C
   2977.0 ps                       _6382_:          _14023_/Y -> _14027_/A
   3247.4 ps                       _6386_:          _14027_/Y -> _14033_/B
   3430.0 ps                       _6391_:          _14033_/Y -> _14035_/C
   3804.8 ps                       _6393_:          _14035_/Y -> _14073_/A
   4071.9 ps                       _6429_:          _14073_/Y -> _14091_/A
   4282.8 ps                       _6446_:          _14091_/Y -> _14096_/A
   4512.6 ps                       _6451_:          _14096_/Y -> _14098_/B
   4610.2 ps                       _5859_:          _14098_/Y -> _14183_/D

   clock skew at destination = 74.1032
   setup at destination = 364.677

Path _9819_/CLK to _9787_/D delay 5036.47 ps
      0.2 ps                 clk_bF$buf13: CLKBUF1_insert94/Y -> _9819_/CLK
    413.7 ps  \genblk1[2].u_ce.Yin12b [4]:           _9819_/Q -> _9106_/A
    706.4 ps                       _1931_:           _9106_/Y -> _9294_/B
    982.6 ps                       _2111_:           _9294_/Y -> _9299_/B
   1132.4 ps                       _2116_:           _9299_/Y -> _9301_/A
   1276.7 ps                       _2118_:           _9301_/Y -> _9302_/B
   1605.7 ps                       _2119_:           _9302_/Y -> _9385_/B
   1931.4 ps                       _2198_:           _9385_/Y -> _9388_/B
   2218.1 ps                       _2201_:           _9388_/Y -> _9421_/C
   2482.4 ps                       _2232_:           _9421_/Y -> _9455_/B
   2666.4 ps                       _2265_:           _9455_/Y -> _9456_/B
   2803.2 ps                       _2266_:           _9456_/Y -> _9457_/C
   2961.1 ps                       _2267_:           _9457_/Y -> _9461_/A
   3231.9 ps                       _2271_:           _9461_/Y -> _9467_/B
   3414.7 ps                       _2276_:           _9467_/Y -> _9469_/C
   3777.8 ps                       _2278_:           _9469_/Y -> _9507_/A
   4045.5 ps                       _2314_:           _9507_/Y -> _9519_/A
   4211.1 ps                       _2326_:           _9519_/Y -> _9521_/A
   4406.8 ps                       _2328_:           _9521_/Y -> _9522_/C
   4538.0 ps                       _1699_:           _9522_/Y -> _9787_/D

   clock skew at destination = 132.043
   setup at destination = 366.449

Path _8895_/CLK to _8864_/D delay 5028.44 ps
      0.1 ps                 clk_bF$buf36: CLKBUF1_insert71/Y -> _8895_/CLK
    414.6 ps  \genblk1[1].u_ce.Yin12b [4]:           _8895_/Q -> _8182_/A
    705.4 ps                       _1093_:           _8182_/Y -> _8370_/B
    984.1 ps                       _1273_:           _8370_/Y -> _8375_/B
   1134.7 ps                       _1278_:           _8375_/Y -> _8377_/A
   1282.4 ps                       _1280_:           _8377_/Y -> _8378_/B
   1610.2 ps                       _1281_:           _8378_/Y -> _8461_/B
   1934.9 ps                       _1360_:           _8461_/Y -> _8464_/B
   2219.0 ps                       _1363_:           _8464_/Y -> _8497_/C
   2481.2 ps                       _1394_:           _8497_/Y -> _8531_/B
   2666.0 ps                       _1427_:           _8531_/Y -> _8532_/B
   2802.4 ps                       _1428_:           _8532_/Y -> _8533_/C
   2959.0 ps                       _1429_:           _8533_/Y -> _8537_/A
   3229.1 ps                       _1433_:           _8537_/Y -> _8543_/B
   3413.9 ps                       _1438_:           _8543_/Y -> _8545_/C
   3798.0 ps                       _1440_:           _8545_/Y -> _8583_/A
   4065.2 ps                       _1476_:           _8583_/Y -> _8601_/A
   4272.8 ps                       _1493_:           _8601_/Y -> _8606_/A
   4501.9 ps                       _1498_:           _8606_/Y -> _8608_/B
   4599.5 ps                        _862_:           _8608_/Y -> _8864_/D

   clock skew at destination = 64.1811
   setup at destination = 364.708

Path _7971_/CLK to _7939_/D delay 5018.44 ps
      0.9 ps                 clk_bF$buf31: CLKBUF1_insert76/Y -> _7971_/CLK
    413.5 ps  \genblk1[0].u_ce.Yin12b [4]:           _7971_/Q -> _7258_/A
    704.6 ps                        _255_:           _7258_/Y -> _7446_/B
    982.7 ps                        _435_:           _7446_/Y -> _7451_/B
   1133.0 ps                        _440_:           _7451_/Y -> _7453_/A
   1277.4 ps                        _442_:           _7453_/Y -> _7454_/B
   1611.3 ps                        _443_:           _7454_/Y -> _7537_/B
   1941.4 ps                        _522_:           _7537_/Y -> _7540_/B
   2227.4 ps                        _525_:           _7540_/Y -> _7573_/C
   2488.2 ps                        _556_:           _7573_/Y -> _7607_/B
   2671.4 ps                        _589_:           _7607_/Y -> _7608_/B
   2811.0 ps                        _590_:           _7608_/Y -> _7609_/C
   2976.4 ps                        _591_:           _7609_/Y -> _7613_/A
   3258.5 ps                        _595_:           _7613_/Y -> _7619_/B
   3447.4 ps                        _600_:           _7619_/Y -> _7621_/C
   3807.7 ps                        _602_:           _7621_/Y -> _7659_/A
   4070.7 ps                        _638_:           _7659_/Y -> _7671_/A
   4236.1 ps                        _650_:           _7671_/Y -> _7673_/A
   4410.9 ps                        _652_:           _7673_/Y -> _7674_/C
   4536.8 ps                         _23_:           _7674_/Y -> _7939_/D

   clock skew at destination = 115.597
   setup at destination = 366.021

Path _13479_/CLK to _13450_/D delay 4996.25 ps
      0.0 ps               clk_bF$buf52: CLKBUF1_insert55/Y -> _13479_/CLK
    439.7 ps  \genblk1[6].u_ce.Yin1 [0]:          _13479_/Q -> _12972_/A
    569.5 ps                     _5440_:          _12972_/Y -> _12974_/B
    728.8 ps                     _5442_:          _12974_/Y -> _12975_/B
    860.7 ps                     _5443_:          _12975_/Y -> _12979_/B
   1197.0 ps                     _5447_:          _12979_/Y -> _12991_/C
   1645.7 ps                     _5459_:          _12991_/Y -> _13074_/B
   1994.2 ps                     _5538_:          _13074_/Y -> _13077_/B
   2284.5 ps                     _5541_:          _13077_/Y -> _13110_/C
   2550.3 ps                     _5572_:          _13110_/Y -> _13144_/B
   2734.1 ps                     _5605_:          _13144_/Y -> _13145_/B
   2873.7 ps                     _5606_:          _13145_/Y -> _13146_/C
   3037.9 ps                     _5607_:          _13146_/Y -> _13150_/A
   3313.5 ps                     _5611_:          _13150_/Y -> _13156_/B
   3497.3 ps                     _5616_:          _13156_/Y -> _13158_/C
   3859.4 ps                     _5618_:          _13158_/Y -> _13177_/B
   4001.2 ps                     _5636_:          _13177_/Y -> _13178_/B
   4211.1 ps                     _5637_:          _13178_/Y -> _13188_/A
   4424.6 ps                     _5647_:          _13188_/Y -> _13190_/B
   4521.8 ps                     _5050_:          _13190_/Y -> _13450_/D

   clock skew at destination = 109.769
   setup at destination = 364.635

Path _10743_/CLK to _10711_/D delay 4993.83 ps
      0.4 ps                  clk_bF$buf7: CLKBUF1_insert100/Y -> _10743_/CLK
    413.7 ps  \genblk1[3].u_ce.Yin12b [4]:           _10743_/Q -> _10030_/A
    706.9 ps                       _2769_:           _10030_/Y -> _10218_/B
    983.6 ps                       _2949_:           _10218_/Y -> _10223_/B
   1133.5 ps                       _2954_:           _10223_/Y -> _10225_/A
   1275.4 ps                       _2956_:           _10225_/Y -> _10226_/B
   1605.0 ps                       _2957_:           _10226_/Y -> _10309_/B
   1929.3 ps                       _3036_:           _10309_/Y -> _10312_/B
   2213.7 ps                       _3039_:           _10312_/Y -> _10345_/C
   2476.1 ps                       _3070_:           _10345_/Y -> _10379_/B
   2661.9 ps                       _3103_:           _10379_/Y -> _10380_/B
   2800.3 ps                       _3104_:           _10380_/Y -> _10381_/C
   2959.0 ps                       _3105_:           _10381_/Y -> _10385_/A
   3232.8 ps                       _3109_:           _10385_/Y -> _10391_/B
   3416.9 ps                       _3114_:           _10391_/Y -> _10393_/C
   3775.7 ps                       _3116_:           _10393_/Y -> _10431_/A
   4036.9 ps                       _3152_:           _10431_/Y -> _10443_/A
   4202.0 ps                       _3164_:           _10443_/Y -> _10445_/A
   4386.0 ps                       _3166_:           _10445_/Y -> _10446_/C
   4514.8 ps                       _2537_:           _10446_/Y -> _10711_/D

   clock skew at destination = 112.845
   setup at destination = 366.17

Path _11667_/CLK to _11635_/D delay 4993.71 ps
      0.2 ps                 clk_bF$buf74: CLKBUF1_insert33/Y -> _11667_/CLK
    415.7 ps  \genblk1[4].u_ce.Yin12b [4]:          _11667_/Q -> _10954_/A
    708.7 ps                       _3607_:          _10954_/Y -> _11142_/B
    996.4 ps                       _3787_:          _11142_/Y -> _11147_/B
   1149.2 ps                       _3792_:          _11147_/Y -> _11149_/A
   1298.9 ps                       _3794_:          _11149_/Y -> _11150_/B
   1631.8 ps                       _3795_:          _11150_/Y -> _11233_/B
   1955.7 ps                       _3874_:          _11233_/Y -> _11236_/B
   2243.1 ps                       _3877_:          _11236_/Y -> _11269_/C
   2507.3 ps                       _3908_:          _11269_/Y -> _11303_/B
   2691.3 ps                       _3941_:          _11303_/Y -> _11304_/B
   2828.3 ps                       _3942_:          _11304_/Y -> _11305_/C
   2985.7 ps                       _3943_:          _11305_/Y -> _11309_/A
   3257.6 ps                       _3947_:          _11309_/Y -> _11315_/B
   3442.3 ps                       _3952_:          _11315_/Y -> _11317_/C
   3800.0 ps                       _3954_:          _11317_/Y -> _11355_/A
   4061.1 ps                       _3990_:          _11355_/Y -> _11367_/A
   4225.7 ps                       _4002_:          _11367_/Y -> _11369_/A
   4400.0 ps                       _4004_:          _11369_/Y -> _11370_/C
   4524.7 ps                       _3375_:          _11370_/Y -> _11635_/D

   clock skew at destination = 103.057
   setup at destination = 365.95

Path _12591_/CLK to _12558_/D delay 4984.47 ps
      0.4 ps                 clk_bF$buf60: CLKBUF1_insert47/Y -> _12591_/CLK
    442.3 ps  \genblk1[5].u_ce.Yin12b [4]:          _12591_/Q -> _11878_/A
    730.9 ps                       _4445_:          _11878_/Y -> _12066_/B
   1053.3 ps                       _4625_:          _12066_/Y -> _12071_/B
   1218.5 ps                       _4630_:          _12071_/Y -> _12073_/A
   1363.2 ps                       _4632_:          _12073_/Y -> _12074_/B
   1696.3 ps                       _4633_:          _12074_/Y -> _12157_/B
   2024.4 ps                       _4712_:          _12157_/Y -> _12160_/B
   2311.5 ps                       _4715_:          _12160_/Y -> _12193_/C
   2573.0 ps                       _4746_:          _12193_/Y -> _12227_/B
   2756.4 ps                       _4779_:          _12227_/Y -> _12228_/B
   2893.0 ps                       _4780_:          _12228_/Y -> _12229_/C
   3052.4 ps                       _4781_:          _12229_/Y -> _12233_/A
   3322.7 ps                       _4785_:          _12233_/Y -> _12239_/B
   3505.9 ps                       _4790_:          _12239_/Y -> _12241_/C
   3861.1 ps                       _4792_:          _12241_/Y -> _12260_/B
   3995.6 ps                       _4810_:          _12260_/Y -> _12261_/B
   4205.4 ps                       _4811_:          _12261_/Y -> _12271_/A
   4419.3 ps                       _4821_:          _12271_/Y -> _12273_/B
   4516.6 ps                       _4212_:          _12273_/Y -> _12558_/D

   clock skew at destination = 103.267
   setup at destination = 364.63

Path _14202_/CLK to _14182_/D delay 4977.47 ps
      0.3 ps                 clk_bF$buf39: CLKBUF1_insert68/Y -> _14202_/CLK
    414.2 ps  \genblk1[7].u_ce.Yin12b [4]:          _14202_/Q -> _13672_/A
    707.3 ps                       _6046_:          _13672_/Y -> _13860_/B
    991.7 ps                       _6226_:          _13860_/Y -> _13865_/B
   1143.9 ps                       _6231_:          _13865_/Y -> _13867_/A
   1285.0 ps                       _6233_:          _13867_/Y -> _13868_/B
   1611.4 ps                       _6234_:          _13868_/Y -> _13951_/B
   1937.0 ps                       _6313_:          _13951_/Y -> _13954_/B
   2225.2 ps                       _6316_:          _13954_/Y -> _13987_/C
   2494.3 ps                       _6347_:          _13987_/Y -> _14021_/B
   2680.0 ps                       _6380_:          _14021_/Y -> _14022_/B
   2818.7 ps                       _6381_:          _14022_/Y -> _14023_/C
   2977.0 ps                       _6382_:          _14023_/Y -> _14027_/A
   3247.4 ps                       _6386_:          _14027_/Y -> _14033_/B
   3430.0 ps                       _6391_:          _14033_/Y -> _14035_/C
   3804.8 ps                       _6393_:          _14035_/Y -> _14073_/A
   4072.0 ps                       _6429_:          _14073_/Y -> _14085_/A
   4237.0 ps                       _6441_:          _14085_/Y -> _14087_/A
   4410.7 ps                       _6443_:          _14087_/Y -> _14088_/C
   4536.6 ps                       _5858_:          _14088_/Y -> _14182_/D

   clock skew at destination = 74.8477
   setup at destination = 366.032

Path _8895_/CLK to _8863_/D delay 4964.74 ps
      0.1 ps                 clk_bF$buf36: CLKBUF1_insert71/Y -> _8895_/CLK
    414.6 ps  \genblk1[1].u_ce.Yin12b [4]:           _8895_/Q -> _8182_/A
    705.4 ps                       _1093_:           _8182_/Y -> _8370_/B
    984.1 ps                       _1273_:           _8370_/Y -> _8375_/B
   1134.7 ps                       _1278_:           _8375_/Y -> _8377_/A
   1282.4 ps                       _1280_:           _8377_/Y -> _8378_/B
   1610.2 ps                       _1281_:           _8378_/Y -> _8461_/B
   1934.9 ps                       _1360_:           _8461_/Y -> _8464_/B
   2219.0 ps                       _1363_:           _8464_/Y -> _8497_/C
   2481.2 ps                       _1394_:           _8497_/Y -> _8531_/B
   2666.0 ps                       _1427_:           _8531_/Y -> _8532_/B
   2802.4 ps                       _1428_:           _8532_/Y -> _8533_/C
   2959.0 ps                       _1429_:           _8533_/Y -> _8537_/A
   3229.1 ps                       _1433_:           _8537_/Y -> _8543_/B
   3413.9 ps                       _1438_:           _8543_/Y -> _8545_/C
   3798.0 ps                       _1440_:           _8545_/Y -> _8583_/A
   4065.2 ps                       _1476_:           _8583_/Y -> _8595_/A
   4230.7 ps                       _1488_:           _8595_/Y -> _8597_/A
   4408.7 ps                       _1490_:           _8597_/Y -> _8598_/C
   4534.6 ps                        _861_:           _8598_/Y -> _8863_/D

   clock skew at destination = 64.1811
   setup at destination = 366.009

Computed maximum clock frequency (zero margin) = 193.901 MHz
-----------------------------------------

Number of paths analyzed:  718

Top 20 minimum delay paths:
Path _10766_/CLK to _10767_/D delay 54.8606 ps
      0.2 ps                  clk_bF$buf66: CLKBUF1_insert41/Y -> _10766_/CLK
    120.8 ps  \genblk1[3].u_ce.LoadCtl [5]:          _10766_/Q -> _10767_/D

   clock skew at destination = 0.5228
   hold at destination = -66.4579

Path _14552_/CLK to _14553_/D delay 69.7773 ps
      0.1 ps       clk_bF$buf19: CLKBUF1_insert88/Y -> _14552_/CLK
     83.4 ps  \u_ot.LoadCtl [4]:          _14552_/Q -> _14553_/D

   clock skew at destination = 52.8296
   hold at destination = -66.4479

Path _11690_/CLK to _11691_/D delay 103.291 ps
      0.0 ps                  clk_bF$buf26: CLKBUF1_insert81/Y -> _11690_/CLK
    120.2 ps  \genblk1[4].u_ce.LoadCtl [5]:          _11690_/Q -> _11691_/D

   clock skew at destination = 49.5081
   hold at destination = -66.4401

Path _9842_/CLK to _9843_/D delay 106.775 ps
      0.0 ps                  clk_bF$buf63: CLKBUF1_insert44/Y -> _9842_/CLK
    120.0 ps  \genblk1[2].u_ce.LoadCtl [5]:           _9842_/Q -> _9843_/D

   clock skew at destination = 53.2052
   hold at destination = -66.443

Path _14214_/CLK to _14215_/D delay 110.318 ps
      0.1 ps                  clk_bF$buf23: CLKBUF1_insert84/Y -> _14214_/CLK
    123.9 ps  \genblk1[7].u_ce.LoadCtl [5]:          _14214_/Q -> _14215_/D

   clock skew at destination = 52.8319
   hold at destination = -66.4434

Path _12614_/CLK to _12615_/D delay 110.716 ps
      0.0 ps                  clk_bF$buf20: CLKBUF1_insert87/Y -> _12614_/CLK
    124.6 ps  \genblk1[5].u_ce.LoadCtl [5]:          _12614_/Q -> _12615_/D

   clock skew at destination = 52.5415
   hold at destination = -66.4417

Path _14553_/CLK to _14554_/D delay 118.709 ps
      0.1 ps       clk_bF$buf19: CLKBUF1_insert88/Y -> _14553_/CLK
    133.7 ps  \u_ot.LoadCtl [5]:          _14553_/Q -> _14554_/D

   clock skew at destination = 52.8296
   hold at destination = -67.7784

Path _13500_/CLK to _13501_/D delay 121.82 ps
      0.1 ps                  clk_bF$buf29: CLKBUF1_insert78/Y -> _13500_/CLK
    137.2 ps  \genblk1[6].u_ce.LoadCtl [5]:          _13500_/Q -> _13501_/D

   clock skew at destination = 53.447
   hold at destination = -68.8232

Path _8918_/CLK to _8919_/D delay 121.929 ps
      0.1 ps                  clk_bF$buf61: CLKBUF1_insert46/Y -> _8918_/CLK
    136.6 ps  \genblk1[1].u_ce.LoadCtl [5]:           _8918_/Q -> _8919_/D

   clock skew at destination = 53.9619
   hold at destination = -68.6692

Path _7994_/CLK to _7995_/D delay 122.653 ps
      0.1 ps                  clk_bF$buf27: CLKBUF1_insert80/Y -> _7994_/CLK
    138.8 ps  \genblk1[0].u_ce.LoadCtl [5]:           _7994_/Q -> _7995_/D

   clock skew at destination = 53.2027
   hold at destination = -69.304

Path _14512_/CLK to _14512_/D delay 124.654 ps
      0.1 ps      clk_bF$buf9: CLKBUF1_insert98/Y -> _14512_/CLK
      0.0 ps  \u_ot.Ycalc [0]:          _14512_/Q -> _14216_/A
    140.4 ps           _6537_:          _14216_/Y -> _14349_/B
    219.4 ps           _6500_:          _14349_/Y -> _14512_/D

   clock skew at destination = 0
   hold at destination = -94.7934

Path _14898_/CLK to _14898_/D delay 127.399 ps
      0.1 ps    clk_bF$buf67: CLKBUF1_insert40/Y -> _14898_/CLK
      0.0 ps  \u_pa.Atmp [2]:          _14898_/Q -> _14568_/A
    118.5 ps          _6811_:          _14568_/Y -> _14851_/A
    220.8 ps          _6789_:          _14851_/Y -> _14898_/D

   clock skew at destination = 0
   hold at destination = -93.3681

Path _14899_/CLK to _14899_/D delay 132.173 ps
      0.2 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14899_/CLK
      0.0 ps  \u_pa.Atmp [3]:          _14899_/Q -> _14580_/A
    124.0 ps          _6822_:          _14580_/Y -> _14853_/A
    225.5 ps          _6790_:          _14853_/Y -> _14899_/D

   clock skew at destination = 0
   hold at destination = -93.3546

Path _14903_/CLK to _14903_/D delay 144.239 ps
      0.2 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14903_/CLK
      0.0 ps  \u_pa.Atmp [7]:          _14903_/Q -> _14576_/A
    135.0 ps          _6818_:          _14576_/Y -> _14861_/A
    237.4 ps          _6794_:          _14861_/Y -> _14903_/D

   clock skew at destination = 0
   hold at destination = -93.1213

Path _14904_/CLK to _14904_/D delay 146.356 ps
      0.3 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14904_/CLK
      0.0 ps  \u_pa.Atmp [8]:          _14904_/Q -> _14560_/A
    136.2 ps          _6803_:          _14560_/Y -> _14863_/A
    239.4 ps          _6795_:          _14863_/Y -> _14904_/D

   clock skew at destination = 0
   hold at destination = -93.0314

Path _13438_/CLK to _13438_/D delay 146.614 ps
      0.0 ps                clk_bF$buf41: CLKBUF1_insert66/Y -> _13438_/CLK
      0.0 ps  \genblk1[6].u_ce.Ycalc [9]:          _13438_/Q -> _12642_/A
    136.0 ps                      _5126_:          _12642_/Y -> _12930_/A
    239.6 ps                      _5038_:          _12930_/Y -> _13438_/D

   clock skew at destination = 0
   hold at destination = -93.0103

Path _14169_/CLK to _14169_/D delay 148.009 ps
      0.1 ps                clk_bF$buf38: CLKBUF1_insert69/Y -> _14169_/CLK
      0.0 ps  \genblk1[7].u_ce.Ycalc [9]:          _14169_/Q -> _13519_/A
    136.6 ps                      _5901_:          _13519_/Y -> _13807_/A
    241.0 ps                      _5845_:          _13807_/Y -> _14169_/D

   clock skew at destination = 0
   hold at destination = -92.9442

Path _14516_/CLK to _14516_/D delay 148.266 ps
      0.2 ps      clk_bF$buf4: CLKBUF1_insert103/Y -> _14516_/CLK
      0.0 ps  \u_ot.Ycalc [4]:           _14516_/Q -> _14228_/A
    137.6 ps           _6545_:           _14228_/Y -> _14376_/A
    241.2 ps           _6504_:           _14376_/Y -> _14516_/D

   clock skew at destination = 0
   hold at destination = -92.9764

Path _7926_/CLK to _7926_/D delay 148.373 ps
      0.1 ps                clk_bF$buf43: CLKBUF1_insert64/Y -> _7926_/CLK
      0.0 ps  \genblk1[0].u_ce.Ycalc [9]:           _7926_/Q -> _7105_/A
    137.6 ps                       _110_:           _7105_/Y -> _7393_/A
    241.3 ps                        _10_:           _7393_/Y -> _7926_/D

   clock skew at destination = 0
   hold at destination = -92.9673

Path _12546_/CLK to _12546_/D delay 148.5 ps
      0.1 ps                clk_bF$buf25: CLKBUF1_insert82/Y -> _12546_/CLK
      0.0 ps  \genblk1[5].u_ce.Ycalc [9]:          _12546_/Q -> _11725_/A
    137.4 ps                      _4300_:          _11725_/Y -> _12013_/A
    241.5 ps                      _4200_:          _12013_/Y -> _12546_/D

   clock skew at destination = 0
   hold at destination = -92.9512

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  20

Top 20 maximum delay paths:
Path input pin FCW[1] to _14891_/D delay 2868.25 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14741_/B
   1820.7 ps  _6962_: _14741_/Y -> _14761_/A
   2083.5 ps  _6980_: _14761_/Y -> _14765_/A
   2353.3 ps  _6984_: _14765_/Y -> _14775_/C
   2484.1 ps  _6993_: _14775_/Y -> _14781_/A
   2597.3 ps  _6782_: _14781_/Y -> _14891_/D

   setup at destination = 270.964

Path input pin FCW[1] to _14890_/D delay 2854.68 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14741_/B
   1820.7 ps  _6962_: _14741_/Y -> _14761_/A
   2083.5 ps  _6980_: _14761_/Y -> _14765_/A
   2353.3 ps  _6984_: _14765_/Y -> _14767_/B
   2473.6 ps  _6986_: _14767_/Y -> _14769_/A
   2585.3 ps  _6781_: _14769_/Y -> _14890_/D

   setup at destination = 269.385

Path input pin FCW[1] to _14889_/D delay 2794.75 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14741_/B
   1820.8 ps  _6962_: _14741_/Y -> _14749_/A
   1986.1 ps  _6969_: _14749_/Y -> _14750_/B
   2184.0 ps  _6970_: _14750_/Y -> _14754_/A
   2418.1 ps  _6974_: _14754_/Y -> _14757_/A
   2528.0 ps  _6780_: _14757_/Y -> _14889_/D

   setup at destination = 266.711

Path input pin FCW[1] to _14887_/D delay 2709.64 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14715_/B
   1727.9 ps  _6938_: _14715_/Y -> _14719_/B
   1918.4 ps  _6942_: _14719_/Y -> _14725_/B
   2108.6 ps  _6947_: _14725_/Y -> _14730_/A
   2336.4 ps  _6952_: _14730_/Y -> _14733_/A
   2444.6 ps  _6778_: _14733_/Y -> _14887_/D

   setup at destination = 264.993

Path input pin FCW[1] to _14894_/D delay 2641.04 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14792_/A
   1757.1 ps  _7009_: _14792_/Y -> _14827_/A
   1970.5 ps  _7042_: _14827_/Y -> _14828_/C
   2121.2 ps  _7043_: _14828_/Y -> _14829_/B
   2253.1 ps  _7044_: _14829_/Y -> _14831_/A
   2367.6 ps  _6785_: _14831_/Y -> _14894_/D

   setup at destination = 273.457

Path input pin FCW[1] to _14895_/D delay 2629.71 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14792_/A
   1757.1 ps  _7009_: _14792_/Y -> _14827_/A
   1970.5 ps  _7042_: _14827_/Y -> _14835_/B
   2126.2 ps  _7049_: _14835_/Y -> _14839_/B
   2265.5 ps  _7053_: _14839_/Y -> _14843_/D
   2365.6 ps  _6786_: _14843_/Y -> _14895_/D

   setup at destination = 264.103

Path input pin FCW[1] to _14888_/D delay 2616.35 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14741_/B
   1820.7 ps  _6962_: _14741_/Y -> _14746_/A
   2094.3 ps  _6967_: _14746_/Y -> _14747_/B
   2222.5 ps  _6968_: _14747_/Y -> _14748_/A
   2339.3 ps  _6779_: _14748_/Y -> _14888_/D

   setup at destination = 277.091

Path input pin FCW[1] to _14893_/D delay 2597.74 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14792_/A
   1757.0 ps  _7009_: _14792_/Y -> _14809_/A
   1979.8 ps  _7025_: _14809_/Y -> _14813_/A
   2222.0 ps  _7029_: _14813_/Y -> _14816_/A
   2331.1 ps  _6784_: _14816_/Y -> _14893_/D

   setup at destination = 266.674

Path input pin FCW[1] to _14886_/D delay 2457.1 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14715_/B
   1727.9 ps  _6938_: _14715_/Y -> _14720_/A
   1964.5 ps  _6943_: _14720_/Y -> _14721_/B
   2075.7 ps  _6944_: _14721_/Y -> _14723_/A
   2187.0 ps  _6777_: _14723_/Y -> _14886_/D

   setup at destination = 270.101

Path input pin FCW[1] to _14892_/D delay 2437.56 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14792_/A
   1757.0 ps  _7009_: _14792_/Y -> _14796_/B
   1923.1 ps  _7013_: _14796_/Y -> _14806_/B
   2053.4 ps  _7023_: _14806_/Y -> _14808_/A
   2166.6 ps  _6783_: _14808_/Y -> _14892_/D

   setup at destination = 271.007

Path input pin FCW[1] to _14885_/D delay 2390.45 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14700_/B
   1728.4 ps  _6924_: _14700_/Y -> _14707_/B
   1851.4 ps  _6931_: _14707_/Y -> _14708_/B
   2005.0 ps  _6932_: _14708_/Y -> _14710_/A
   2118.6 ps  _6776_: _14710_/Y -> _14885_/D

   setup at destination = 271.876

Path input pin FCW[1] to _14884_/D delay 2235.34 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14691_/B
   1453.0 ps  _6916_: _14691_/Y -> _14695_/A
   1743.0 ps  _6920_: _14695_/Y -> _14697_/B
   1855.2 ps  _6922_: _14697_/Y -> _14699_/A
   1966.5 ps  _6775_: _14699_/Y -> _14884_/D

   setup at destination = 268.848

Path input pin FCW[1] to _14883_/D delay 2159.18 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14661_/A
   1308.2 ps  _6888_: _14661_/Y -> _14672_/B
   1543.4 ps  _6898_: _14672_/Y -> _14676_/A
   1783.7 ps  _6902_: _14676_/Y -> _14679_/A
   1893.1 ps  _6774_: _14679_/Y -> _14883_/D

   setup at destination = 266.133

Path input pin FCW[1] to _14882_/D delay 2042.77 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14661_/A
   1308.2 ps  _6888_: _14661_/Y -> _14665_/A
   1552.6 ps  _6892_: _14665_/Y -> _14669_/B
   1661.8 ps  _6896_: _14669_/Y -> _14671_/A
   1773.6 ps  _6773_: _14671_/Y -> _14882_/D

   setup at destination = 269.217

Path input pin FCW[1] to _14881_/D delay 1909.07 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14648_/A
   1250.6 ps  _6876_: _14648_/Y -> _14653_/B
   1407.7 ps  _6881_: _14653_/Y -> _14654_/B
   1522.4 ps  _6882_: _14654_/Y -> _14656_/A
   1635.8 ps  _6772_: _14656_/Y -> _14881_/D

   setup at destination = 273.26

Path input pin FCW[1] to _14880_/D delay 1747.36 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14635_/A
    722.2 ps  _6864_: _14635_/Y -> _14642_/B
   1045.3 ps  _6871_: _14642_/Y -> _14644_/B
   1211.5 ps  _6873_: _14644_/Y -> _14645_/A
   1355.0 ps  _6874_: _14645_/Y -> _14647_/A
   1472.0 ps  _6771_: _14647_/Y -> _14880_/D

   setup at destination = 275.369

Path input pin FCW[1] to _14879_/D delay 1505.6 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14621_/B
    791.7 ps  _6852_: _14621_/Y -> _14631_/B
    886.9 ps  _6861_: _14631_/Y -> _14632_/C
    997.3 ps  _6862_: _14632_/Y -> _14633_/B
   1122.2 ps  _6863_: _14633_/Y -> _14634_/A
   1234.3 ps  _6770_: _14634_/Y -> _14879_/D

   setup at destination = 271.272

Path input pin FCW[1] to _14878_/D delay 1405.96 ps
      0.1 ps  FCW[1]:           -> _14609_/A
    201.4 ps  _6841_: _14609_/Y -> _14617_/B
    459.4 ps  _6848_: _14617_/Y -> _14621_/B
    791.7 ps  _6852_: _14621_/Y -> _14622_/B
    886.9 ps  _6853_: _14622_/Y -> _14623_/C
   1016.6 ps  _6854_: _14623_/Y -> _14625_/A
   1131.9 ps  _6769_: _14625_/Y -> _14878_/D

   setup at destination = 274.037

Path input pin FCW[1] to _14877_/D delay 1188.05 ps
      0.1 ps  FCW[1]:           -> _14607_/A
    108.2 ps  _6839_: _14607_/Y -> _14608_/A
    302.2 ps  _6840_: _14608_/Y -> _14611_/A
    527.7 ps  _6843_: _14611_/Y -> _14612_/B
    602.4 ps  _6844_: _14612_/Y -> _14613_/A
    691.0 ps  _6845_: _14613_/Y -> _14614_/B
    804.8 ps  _6846_: _14614_/Y -> _14616_/A
    917.0 ps  _6768_: _14616_/Y -> _14877_/D

   setup at destination = 271.007

Path input pin FCW[0] to _14876_/D delay 679.267 ps
      0.2 ps  FCW[0]:           -> _14603_/A
    159.6 ps  _6836_: _14603_/Y -> _14604_/B
    317.2 ps  _6837_: _14604_/Y -> _14605_/C
    410.1 ps  _6767_: _14605_/Y -> _14876_/D

   setup at destination = 269.216

-----------------------------------------

Number of paths analyzed:  20

Top 20 minimum delay paths:
Path input pin FCW[0] to _14876_/D delay 174.733 ps
      0.2 ps  FCW[0]:           -> _14603_/A
    159.6 ps  _6836_: _14603_/Y -> _14605_/B
    268.5 ps  _6767_: _14605_/Y -> _14876_/D

   hold at destination = -93.7413

Path input pin FCW[14] to _14891_/D delay 229.051 ps
      0.0 ps  FCW[14]:           -> _14770_/A
    128.8 ps   _6988_: _14770_/Y -> _14775_/A
    209.1 ps   _6993_: _14775_/Y -> _14781_/A
    322.8 ps   _6782_: _14781_/Y -> _14891_/D

   hold at destination = -93.7739

Path input pin FCW[19] to _14895_/D delay 299.89 ps
      0.0 ps  FCW[19]:           -> _14836_/B
     68.2 ps   _7050_: _14836_/Y -> _14838_/A
    163.5 ps   _7052_: _14838_/Y -> _14839_/A
    301.6 ps   _7053_: _14839_/Y -> _14843_/D
    394.6 ps   _6786_: _14843_/Y -> _14895_/D

   hold at destination = -94.7417

Path input pin FCW[10] to _14887_/D delay 352.995 ps
      0.0 ps  FCW[10]:           -> _14724_/A
     77.8 ps   _6946_: _14724_/Y -> _14725_/A
    203.9 ps   _6947_: _14725_/Y -> _14731_/A
    347.9 ps   _6953_: _14731_/Y -> _14733_/B
    447.9 ps   _6778_: _14733_/Y -> _14887_/D

   hold at destination = -94.9241

Path input pin FCW[4] to _14880_/D delay 360.428 ps
      0.1 ps  FCW[4]:           -> _14640_/A
    146.7 ps  _6869_: _14640_/Y -> _14641_/B
    235.0 ps  _6870_: _14641_/Y -> _14645_/B
    352.6 ps  _6874_: _14645_/Y -> _14647_/A
    454.2 ps  _6771_: _14647_/Y -> _14880_/D

   hold at destination = -93.7834

Path input pin FCW[16] to _14892_/D delay 374.147 ps
      0.0 ps  FCW[16]:           -> _14794_/A
    148.6 ps   _7011_: _14794_/Y -> _14805_/B
    235.1 ps   _7022_: _14805_/Y -> _14806_/A
    366.5 ps   _7023_: _14806_/Y -> _14808_/A
    467.8 ps   _6783_: _14808_/Y -> _14892_/D

   hold at destination = -93.6062

Path input pin FCW[3] to _14879_/D delay 387.18 ps
      0.1 ps  FCW[3]:           -> _14628_/A
    172.7 ps  _6858_: _14628_/Y -> _14632_/B
    260.2 ps  _6862_: _14632_/Y -> _14633_/B
    381.5 ps  _6863_: _14633_/Y -> _14634_/A
    481.1 ps  _6770_: _14634_/Y -> _14879_/D

   hold at destination = -93.9483

Path input pin FCW[18] to _14894_/D delay 399.035 ps
      0.0 ps  FCW[18]:           -> _14822_/B
    180.8 ps   _7037_: _14822_/Y -> _14828_/B
    267.9 ps   _7043_: _14828_/Y -> _14829_/B
    391.2 ps   _7044_: _14829_/Y -> _14831_/A
    492.8 ps   _6785_: _14831_/Y -> _14894_/D

   hold at destination = -93.7592

Path input pin FCW[14] to _14890_/D delay 419.89 ps
      0.0 ps  FCW[14]:           -> _14763_/A
    190.8 ps   _6982_: _14763_/Y -> _14766_/B
    276.4 ps   _6985_: _14766_/Y -> _14767_/A
    413.1 ps   _6986_: _14767_/Y -> _14769_/A
    513.6 ps   _6781_: _14769_/Y -> _14890_/D

   hold at destination = -93.6628

Path input pin FCW[7] to _14883_/D delay 430.747 ps
      0.0 ps  FCW[7]:           -> _14673_/A
    120.5 ps  _6899_: _14673_/Y -> _14675_/A
    289.0 ps  _6901_: _14675_/Y -> _14677_/B
    425.7 ps  _6903_: _14677_/Y -> _14679_/B
    525.7 ps  _6774_: _14679_/Y -> _14883_/D

   hold at destination = -94.9611

Path input pin FCW[13] to _14889_/D delay 435.554 ps
      0.0 ps  FCW[13]:           -> _14751_/A
    121.9 ps   _6971_: _14751_/Y -> _14753_/A
    292.6 ps   _6973_: _14753_/Y -> _14755_/B
    429.6 ps   _6975_: _14755_/Y -> _14757_/B
    530.4 ps   _6780_: _14757_/Y -> _14889_/D

   hold at destination = -94.8908

Path input pin FCW[0] to _14877_/D delay 438.188 ps
      0.2 ps  FCW[0]:           -> _14606_/A
    193.6 ps  _6838_: _14606_/Y -> _14610_/C
    286.7 ps  _6842_: _14610_/Y -> _14614_/A
    430.3 ps  _6846_: _14614_/Y -> _14616_/A
    531.7 ps  _6768_: _14616_/Y -> _14877_/D

   hold at destination = -93.552

Path input pin FCW[1] to _14878_/D delay 444.181 ps
      0.1 ps  FCW[1]:           -> _14607_/A
    108.2 ps  _6839_: _14607_/Y -> _14617_/C
    283.9 ps  _6848_: _14617_/Y -> _14623_/A
    435.6 ps  _6854_: _14623_/Y -> _14625_/A
    537.5 ps  _6769_: _14625_/Y -> _14878_/D

   hold at destination = -93.2886

Path input pin FCW[8] to _14885_/D delay 466.489 ps
      0.0 ps  FCW[8]:           -> _14692_/A
    180.8 ps  _6917_: _14692_/Y -> _14700_/C
    324.2 ps  _6924_: _14700_/Y -> _14706_/B
    464.7 ps  _6930_: _14706_/Y -> _14710_/B
    561.8 ps  _6776_: _14710_/Y -> _14885_/D

   hold at destination = -95.266

Path input pin FCW[5] to _14881_/D delay 474.516 ps
      0.1 ps  FCW[5]:           -> _14649_/A
    180.0 ps  _6877_: _14649_/Y -> _14651_/B
    391.6 ps  _6879_: _14651_/Y -> _14652_/A
    471.0 ps  _6880_: _14652_/Y -> _14656_/B
    569.6 ps  _6772_: _14656_/Y -> _14881_/D

   hold at destination = -95.0834

Path input pin FCW[17] to _14893_/D delay 490.363 ps
      0.0 ps  FCW[17]:           -> _14811_/A
     91.0 ps   _7027_: _14811_/Y -> _14812_/A
    336.5 ps   _7028_: _14812_/Y -> _14814_/B
    482.6 ps   _7030_: _14814_/Y -> _14816_/B
    585.0 ps   _6784_: _14816_/Y -> _14893_/D

   hold at destination = -94.6732

Path input pin FCW[6] to _14882_/D delay 595.34 ps
      0.0 ps  FCW[6]:           -> _14663_/A
    198.0 ps  _6890_: _14663_/Y -> _14667_/A
    368.2 ps  _6894_: _14667_/Y -> _14668_/B
    456.3 ps  _6895_: _14668_/Y -> _14669_/A
    587.9 ps  _6896_: _14669_/Y -> _14671_/A
    689.0 ps  _6773_: _14671_/Y -> _14882_/D

   hold at destination = -93.6363

Path input pin FCW[10] to _14886_/D delay 624.722 ps
      0.0 ps  FCW[10]:           -> _14717_/A
     91.8 ps   _6940_: _14717_/Y -> _14718_/A
    319.4 ps   _6941_: _14718_/Y -> _14720_/B
    508.3 ps   _6943_: _14720_/Y -> _14721_/B
    619.5 ps   _6944_: _14721_/Y -> _14723_/A
    718.7 ps   _6777_: _14723_/Y -> _14886_/D

   hold at destination = -94.0256

Path input pin FCW[12] to _14888_/D delay 657.703 ps
      0.0 ps  FCW[12]:           -> _14742_/A
    179.8 ps   _6963_: _14742_/Y -> _14744_/A
    383.0 ps   _6965_: _14744_/Y -> _14745_/A
    505.5 ps   _6966_: _14745_/Y -> _14747_/A
    634.4 ps   _6968_: _14747_/Y -> _14748_/A
    751.1 ps   _6779_: _14748_/Y -> _14888_/D

   hold at destination = -93.4272

Path input pin FCW[8] to _14884_/D delay 709.423 ps
      0.0 ps  FCW[8]:           -> _14692_/A
    180.8 ps  _6917_: _14692_/Y -> _14694_/A
    422.5 ps  _6919_: _14694_/Y -> _14696_/A
    607.7 ps  _6921_: _14696_/Y -> _14697_/A
    691.8 ps  _6922_: _14697_/Y -> _14699_/A
    803.4 ps  _6775_: _14699_/Y -> _14884_/D

   hold at destination = -93.9858

-----------------------------------------

