/*
 * Generated by Bluespec Compiler, version 2023.01 (build 52adafa5)
 * 
 * On Mon Sep 23 14:43:33 UTC 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkProc.h"


/* Literal declarations */
static unsigned int const UWide_literal_65_h1aaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									1u };
static tUWide const UWide_literal_65_h1aaaaaaaaaaaaaaaa(65u,
							UWide_literal_65_h1aaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_43("", 0u);
static std::string const __str_literal_51("\n", 1u);
static std::string const __str_literal_45(" [r%d 0x%0x] = r%d", 18u);
static std::string const __str_literal_46(" r%d = [r%d 0x%0x]", 18u);
static std::string const __str_literal_49(" r%d = r%d ", 11u);
static std::string const __str_literal_48(" r%d = r%d r%d", 14u);
static std::string const __str_literal_44(" r%d csr0x%0x r%d", 17u);
static std::string const __str_literal_47(" r%d r%d 0x%0x", 14u);
static std::string const __str_literal_50("0x%0x", 5u);
static std::string const __str_literal_52("ERROR: Executing unsupported instruction at pc: %x. Exiting\n",
					  60u);
static std::string const __str_literal_53("Start at pc 200\n", 16u);
static std::string const __str_literal_12("add", 3u);
static std::string const __str_literal_2("addi", 4u);
static std::string const __str_literal_15("and", 3u);
static std::string const __str_literal_5("andi", 4u);
static std::string const __str_literal_22("auipc r%d 0x%0x", 15u);
static std::string const __str_literal_25("beq", 3u);
static std::string const __str_literal_29("bge", 3u);
static std::string const __str_literal_30("bgeu", 4u);
static std::string const __str_literal_27("blt", 3u);
static std::string const __str_literal_28("bltu", 4u);
static std::string const __str_literal_26("bne", 3u);
static std::string const __str_literal_39("csrrs", 5u);
static std::string const __str_literal_38("csrrw", 5u);
static std::string const __str_literal_23("jal r%d 0x%0x", 13u);
static std::string const __str_literal_24("jalr r%d [r%d 0x%0x]", 20u);
static std::string const __str_literal_21("lui r%d 0x%0x", 13u);
static std::string const __str_literal_32("lw", 2u);
static std::string const __str_literal_16("or", 2u);
static std::string const __str_literal_6("ori", 3u);
static std::string const __str_literal_1("pc: %h inst: (%h) expanded: ", 28u);
static std::string const __str_literal_18("sll", 3u);
static std::string const __str_literal_8("slli", 4u);
static std::string const __str_literal_13("slt", 3u);
static std::string const __str_literal_3("slti", 4u);
static std::string const __str_literal_4("sltiu", 5u);
static std::string const __str_literal_14("sltu", 4u);
static std::string const __str_literal_19("sra", 3u);
static std::string const __str_literal_9("srai", 4u);
static std::string const __str_literal_20("srl", 3u);
static std::string const __str_literal_10("srli", 4u);
static std::string const __str_literal_11("sub", 3u);
static std::string const __str_literal_34("sw", 2u);
static std::string const __str_literal_42("unsupport 0x%0x", 15u);
static std::string const __str_literal_37("unsupport Amo 0x%0x", 19u);
static std::string const __str_literal_31("unsupport Branch 0x%0x", 22u);
static std::string const __str_literal_33("unsupport Load 0x%0x", 20u);
static std::string const __str_literal_36("unsupport MiscMem 0x%0x", 23u);
static std::string const __str_literal_35("unsupport Store 0x%0x", 21u);
static std::string const __str_literal_41("unsupport System 0x%0x", 22u);
static std::string const __str_literal_40("unsupport System PRIV 0x%0x", 27u);
static std::string const __str_literal_17("xor", 3u);
static std::string const __str_literal_7("xori", 4u);


/* Constructor */
MOD_mkProc::MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_csrf(simHdl, "csrf", this),
    INST_dMem(simHdl, "dMem", this),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 32u),
    INST_rf(simHdl, "rf", this),
    INST_instance_exec_1(simHdl, "instance_exec_1", this),
    INST_instance_decode_0(simHdl, "instance_decode_0", this),
    PORT_RST_N((tUInt8)1u),
    DEF_exec___d28(89u),
    DEF_decode___d15(75u),
    DEF__1_CONCAT_DONTCARE___d10(65u),
    DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53(65u)
{
  PORT_EN_iMemInit_request_put = false;
  PORT_EN_dMemInit_request_put = false;
  PORT_iMemInit_request_put.setSize(65u);
  PORT_iMemInit_request_put.clear();
  PORT_dMemInit_request_put.setSize(65u);
  PORT_dMemInit_request_put.clear();
  symbol_count = 22u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProc::init_symbols_0()
{
  init_symbol(&symbols[0u], "a__h449", SYM_DEF, &DEF_a__h449, 32u);
  init_symbol(&symbols[1u], "csrf", SYM_MODULE, &INST_csrf);
  init_symbol(&symbols[2u], "csrVal__h394", SYM_DEF, &DEF_csrVal__h394, 32u);
  init_symbol(&symbols[3u], "dMem", SYM_MODULE, &INST_dMem);
  init_symbol(&symbols[4u], "dMemInit_request_put", SYM_PORT, &PORT_dMemInit_request_put, 65u);
  init_symbol(&symbols[5u], "EN_dMemInit_request_put", SYM_PORT, &PORT_EN_dMemInit_request_put, 1u);
  init_symbol(&symbols[6u], "EN_iMemInit_request_put", SYM_PORT, &PORT_EN_iMemInit_request_put, 1u);
  init_symbol(&symbols[7u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[8u], "iMemInit_request_put", SYM_PORT, &PORT_iMemInit_request_put, 65u);
  init_symbol(&symbols[9u], "instance_decode_0", SYM_MODULE, &INST_instance_decode_0);
  init_symbol(&symbols[10u], "instance_exec_1", SYM_MODULE, &INST_instance_exec_1);
  init_symbol(&symbols[11u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[12u], "RL_doProc", SYM_RULE);
  init_symbol(&symbols[13u], "RL_test", SYM_RULE);
  init_symbol(&symbols[14u], "rf", SYM_MODULE, &INST_rf);
  init_symbol(&symbols[15u], "rVal1__h392", SYM_DEF, &DEF_rVal1__h392, 32u);
  init_symbol(&symbols[16u], "rVal2__h393", SYM_DEF, &DEF_rVal2__h393, 32u);
  init_symbol(&symbols[17u],
	      "WILL_FIRE_dMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_dMemInit_request_put,
	      1u);
  init_symbol(&symbols[18u],
	      "WILL_FIRE_iMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_iMemInit_request_put,
	      1u);
  init_symbol(&symbols[19u], "x__h597", SYM_DEF, &DEF_x__h597, 5u);
  init_symbol(&symbols[20u], "x__h666", SYM_DEF, &DEF_x__h666, 5u);
  init_symbol(&symbols[21u], "x__h740", SYM_DEF, &DEF_x__h740, 12u);
}


/* Rule actions */

void MOD_mkProc::RL_test()
{
  DEF__1_CONCAT_DONTCARE___d10.set_bits_in_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      1u),
						2u,
						0u,
						1u).set_whole_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_iMem.METH_init_request_put(DEF__1_CONCAT_DONTCARE___d10);
  INST_dMem.METH_init_request_put(DEF__1_CONCAT_DONTCARE___d10);
}

void MOD_mkProc::RL_doProc()
{
  tUInt32 DEF_immS__h1089;
  tUInt32 DEF_immB__h1090;
  tUInt32 DEF_immJ__h1092;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d60;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d58;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d62;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d64;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d66;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d68;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d70;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d74;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d77;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d203;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d206;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BIT_30_2___d75;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d83;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d84;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d85;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d86;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d87;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d88;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d73;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d89;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d76;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d90;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d82;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d80;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d109;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d114;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d112;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d111;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d110;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d113;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d126;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1___d119;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9___d116;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_i_ETC___d128;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_N_ETC___d130;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d132;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10_9___d129;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d133;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d138;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d139;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d137;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d169;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d142;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d167;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0_7___d115;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9_1_ETC___d140;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31___d151;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27___d150;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d201;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d165;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d181;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d188;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143;
  tUInt8 DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d200;
  tUInt8 DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d46;
  tUInt32 DEF_x__h1699;
  tUInt32 DEF_exec_8_BITS_88_TO_85_9_EQ_8_15_AND_exec_8_BIT__ETC___d219;
  tUInt32 DEF_x__h1594;
  tUInt32 DEF_x__h1443;
  tUInt32 DEF_immU__h1091;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b11___d61;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63;
  tUInt8 DEF_exec_8_BITS_88_TO_85_9_EQ_0___d207;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1111___d134;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b101111___d135;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96;
  tUInt8 DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136;
  tUInt8 DEF_rindx__h2056;
  tUInt32 DEF_data__h2057;
  tUInt32 DEF_x__h2111;
  tUInt8 DEF_iMem_req_pc_3_4_BIT_30___d72;
  tUInt8 DEF_iMem_req_pc_3_4_BIT_31___d97;
  tUInt8 DEF_funct3__h1084;
  tUInt8 DEF_rd__h1083;
  tUInt8 DEF_rs1__h1085;
  tUInt8 DEF_rs2__h1086;
  tUInt8 DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d204;
  tUInt8 DEF_x__h2075;
  tUInt8 DEF_opcode__h1082;
  tUInt32 DEF_x__h1294;
  tUInt32 DEF_immI__h1088;
  tUInt32 DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d168;
  tUInt32 DEF_x__h2217;
  tUInt32 DEF_x__h1019;
  tUInt32 DEF_eInst_data__h421;
  tUInt32 DEF_v__h926;
  tUInt32 DEF_AVMeth_dMem_req;
  DEF_a__h449 = INST_pc.METH_read();
  DEF_iMem_req_pc_3___d14 = INST_iMem.METH_req(DEF_a__h449);
  DEF_decode___d15 = INST_instance_decode_0.METH_decode(DEF_iMem_req_pc_3___d14);
  DEF_x__h740 = DEF_decode___d15.get_bits_in_word32(1u, 1u, 12u);
  DEF_csrVal__h394 = INST_csrf.METH_rd(DEF_x__h740);
  DEF_x__h1294 = (tUInt32)(DEF_iMem_req_pc_3___d14 >> 20u);
  DEF_immI__h1088 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h1294));
  DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d168 = (tUInt32)(4095u & DEF_immI__h1088);
  DEF_opcode__h1082 = (tUInt8)((tUInt8)127u & DEF_iMem_req_pc_3___d14);
  DEF_x__h597 = DEF_decode___d15.get_bits_in_word8(1u, 20u, 5u);
  DEF_rVal1__h392 = INST_rf.METH_rd1(DEF_x__h597);
  DEF_x__h666 = DEF_decode___d15.get_bits_in_word8(1u, 14u, 5u);
  DEF_rVal2__h393 = INST_rf.METH_rd2(DEF_x__h666);
  DEF_exec___d28 = INST_instance_exec_1.METH_exec(DEF_decode___d15,
						  DEF_rVal1__h392,
						  DEF_rVal2__h393,
						  DEF_a__h449,
						  2863311530u,
						  DEF_csrVal__h394);
  DEF_eInst_data__h421 = primExtract32(32u, 89u, DEF_exec___d28, 32u, 65u, 32u, 34u);
  DEF_x__h1019 = primExtract32(32u, 89u, DEF_exec___d28, 32u, 33u, 32u, 2u);
  DEF_x__h2217 = DEF_exec___d28.get_bits_in_word32(2u, 2u, 12u);
  DEF_x__h2075 = DEF_exec___d28.get_bits_in_word8(2u, 15u, 5u);
  DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d204 = (tUInt8)((tUInt8)31u & DEF_immI__h1088);
  DEF_rs1__h1085 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_3___d14 >> 15u));
  DEF_rs2__h1086 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_3___d14 >> 20u));
  DEF_rd__h1083 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_3___d14 >> 7u));
  DEF_exec_8_BITS_88_TO_85___d29 = DEF_exec___d28.get_bits_in_word8(2u, 21u, 4u);
  DEF_funct3__h1084 = (tUInt8)((tUInt8)7u & (DEF_iMem_req_pc_3___d14 >> 12u));
  DEF_exec_8_BIT_84___d36 = DEF_exec___d28.get_bits_in_word8(2u, 20u, 1u);
  DEF_iMem_req_pc_3_4_BIT_30___d72 = (tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_3___d14 >> 30u));
  DEF_iMem_req_pc_3_4_BIT_31___d97 = (tUInt8)(DEF_iMem_req_pc_3___d14 >> 31u);
  DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 = DEF_exec_8_BITS_88_TO_85___d29 == (tUInt8)2u;
  DEF_x__h2111 = DEF_exec___d28.get_bits_in_word8(0u, 0u, 1u) ? DEF_x__h1019 : DEF_a__h449 + 4u;
  DEF_rindx__h2056 = DEF_x__h2075;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 = DEF_opcode__h1082 == (tUInt8)115u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96 = DEF_opcode__h1082 == (tUInt8)111u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104 = DEF_opcode__h1082 == (tUInt8)103u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 = DEF_opcode__h1082 == (tUInt8)99u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 = DEF_opcode__h1082 == (tUInt8)51u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91 = DEF_opcode__h1082 == (tUInt8)55u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b101111___d135 = DEF_opcode__h1082 == (tUInt8)47u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131 = DEF_opcode__h1082 == (tUInt8)35u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95 = DEF_opcode__h1082 == (tUInt8)23u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 = DEF_opcode__h1082 == (tUInt8)19u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1111___d134 = DEF_opcode__h1082 == (tUInt8)15u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32 = DEF_exec_8_BITS_88_TO_85___d29 == (tUInt8)3u;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127 = DEF_opcode__h1082 == (tUInt8)3u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_0___d207 = DEF_exec_8_BITS_88_TO_85___d29 == (tUInt8)0u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63 = DEF_funct3__h1084 == (tUInt8)7u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65 = DEF_funct3__h1084 == (tUInt8)6u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71 = DEF_funct3__h1084 == (tUInt8)5u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67 = DEF_funct3__h1084 == (tUInt8)4u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b11___d61 = DEF_funct3__h1084 == (tUInt8)3u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59 = DEF_funct3__h1084 == (tUInt8)2u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69 = DEF_funct3__h1084 == (tUInt8)1u;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57 = DEF_funct3__h1084 == (tUInt8)0u;
  DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38 = !DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30;
  DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38)) << 32u) | (tUInt64)((tUInt32)((DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 ? (primExtract64(34u,
																													     89u,
																													     DEF_exec___d28,
																													     32u,
																													     33u,
																													     32u,
																													     0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1019)) << 32u) | (tUInt64)(DEF_eInst_data__h421)) >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 ? (primExtract64(34u,
																				 89u,
																				 DEF_exec___d28,
																				 32u,
																				 33u,
																				 32u,
																				 0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1019)) << 32u) | (tUInt64)(DEF_eInst_data__h421)),
												0u);
  DEF_immU__h1091 = ((tUInt32)(DEF_iMem_req_pc_3___d14 >> 12u)) << 12u;
  DEF_x__h1594 = 8191u & (((((((tUInt32)(DEF_iMem_req_pc_3_4_BIT_31___d97)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_3___d14 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_iMem_req_pc_3___d14 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_iMem_req_pc_3___d14 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h1443 = 2097151u & (((((((tUInt32)(DEF_iMem_req_pc_3_4_BIT_31___d97)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_iMem_req_pc_3___d14 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_3___d14 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_iMem_req_pc_3___d14 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_exec_8_BITS_88_TO_85_9_EQ_8_15_AND_exec_8_BIT__ETC___d219 = 8191u & ((((tUInt32)(DEF_exec_8_BITS_88_TO_85___d29 == (tUInt8)8u && DEF_exec___d28.get_bits_in_word8(2u,
																					14u,
																					1u))) << 12u) | DEF_x__h2217);
  DEF_x__h1699 = 4095u & ((((tUInt32)((tUInt8)(DEF_iMem_req_pc_3___d14 >> 25u))) << 5u) | (tUInt32)(DEF_rd__h1083));
  DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d46 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 || DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d201 = DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 && DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d200 = DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148 && DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149)))));
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27___d150 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d188 = DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149 && DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27___d150))))));
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31___d151 = !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131;
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d181 = DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27___d150 && DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31___d151)))))));
  DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d165 = DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8___d144 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111_1___d145 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111_5___d146 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111_6___d147 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111_04___d148 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08___d149 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27___d150 && (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31___d151 && (!DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1111___d134 && (!DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b101111___d135 && !DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136))))))))));
  DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0_7___d115 = !DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d167 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && (DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69 || DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59);
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d137 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d139 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d138 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10_9___d129 = !DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d133 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10_9___d129;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d132 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_N_ETC___d130 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10_9___d129;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_i_ETC___d128 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1___d119 = !DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71;
  DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9___d116 = !DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9_1_ETC___d140 = DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9___d116 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10_9___d129;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d142 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && (DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9_1_ETC___d140 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0_7___d115);
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d169 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011___d136 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9_1_ETC___d140;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d126 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && (DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0_7___d115 && (DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9___d116 && (!DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67 && (!DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65 && (DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1___d119 && !DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63)))));
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d113 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d112 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d110 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d114 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d111 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d109 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d80 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && (DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57 && DEF_iMem_req_pc_3_4_BIT_30___d72);
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d87 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67;
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d73 = DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71 && DEF_iMem_req_pc_3_4_BIT_30___d72;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d89 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d73;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d88 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d86 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d85 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d84 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b11___d61;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d83 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d206 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && (DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1_9___d116 && DEF_NOT_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1___d119);
  DEF_NOT_iMem_req_pc_3_4_BIT_30_2___d75 = !DEF_iMem_req_pc_3_4_BIT_30___d72;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d82 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && (DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57 && DEF_NOT_iMem_req_pc_3_4_BIT_30_2___d75);
  DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d76 = DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71 && DEF_NOT_iMem_req_pc_3_4_BIT_30_2___d75;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d90 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d76;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d203 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && (DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69 || DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101___d71);
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d74 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d73;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d77 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b101_1_AND_ETC___d76;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d70 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b1___d69;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d68 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b100___d67;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d66 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b110___d65;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d64 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b111___d63;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d62 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b11___d61;
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d58 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b0___d57;
  DEF_immB__h1090 = primSignExt32(32u, 13u, (tUInt32)(DEF_x__h1594));
  DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d60 = DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55 && DEF_iMem_req_pc_3_4_BITS_14_TO_12_6_EQ_0b10___d59;
  DEF_immS__h1089 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h1699));
  DEF_immJ__h1092 = primSignExt32(32u, 21u, (tUInt32)(DEF_x__h1443));
  if (DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d46)
    DEF_AVMeth_dMem_req = INST_dMem.METH_req(DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53);
  else
    DEF_AVMeth_dMem_req = 2863311530u;
  DEF_v__h926 = DEF_AVMeth_dMem_req;
  DEF_data__h2057 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 ? DEF_v__h926 : DEF_eInst_data__h421;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_a__h449, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d58)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d60)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d62)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d64)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d66)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d68)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d70)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d74)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d80)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d82)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d83)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d85)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d87)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011_8_AN_ETC___d90)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_21, DEF_rd__h1083, DEF_immU__h1091);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_22, DEF_rd__h1083, DEF_immU__h1091);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_23, DEF_rd__h1083, DEF_immJ__h1092);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_24,
		   DEF_rd__h1083,
		   DEF_rs1__h1085,
		   DEF_immI__h1088);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d109)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d110)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d111)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d112)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d114)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011_08__ETC___d126)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_31, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_i_ETC___d128)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11_27_AND_N_ETC___d130)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d132)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011_31_A_ETC___d133)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_35, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1111___d134)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_36, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b101111___d135)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_37, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d137)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d138)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d139)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_40, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d142)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_41, DEF_iMem_req_pc_3___d14);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d165)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_42, DEF_iMem_req_pc_3___d14);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1111___d134)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b101111___d135)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d167)
      dollar_write(sim_hdl,
		   this,
		   "s,5,12,5",
		   &__str_literal_44,
		   DEF_rd__h1083,
		   DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d168,
		   DEF_rs1__h1085);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1110011_36__ETC___d169)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d165)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b100011___d131)
      dollar_write(sim_hdl,
		   this,
		   "s,5,32,5",
		   &__str_literal_45,
		   DEF_rs1__h1085,
		   DEF_immS__h1089,
		   DEF_rs2__h1086);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d181)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b11___d127)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_46,
		   DEF_rd__h1083,
		   DEF_rs1__h1085,
		   DEF_immI__h1088);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d188)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110111___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10111___d95)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1101111___d96)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b1100011___d108)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_47,
		   DEF_rs1__h1085,
		   DEF_rs2__h1086,
		   DEF_immB__h1090);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d200)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b110011___d78)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,5",
		   &__str_literal_48,
		   DEF_rd__h1083,
		   DEF_rs1__h1085,
		   DEF_rs2__h1086);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_ETC___d201)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011___d55)
      dollar_write(sim_hdl, this, "s,5,5", &__str_literal_49, DEF_rd__h1083, DEF_rs1__h1085);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d203)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_50,
		   DEF_SEXT_iMem_req_pc_3_4_BITS_31_TO_20_06_07_BITS__ETC___d204);
    if (DEF_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5_AND_ETC___d206)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_50, DEF_immI__h1088);
    if (DEF_NOT_iMem_req_pc_3_4_BITS_6_TO_0_4_EQ_0b10011_5___d143)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    dollar_write(sim_hdl, this, "s", &__str_literal_51);
    dollar_fflush("32", 2147483649u);
    if (DEF_exec_8_BITS_88_TO_85_9_EQ_0___d207)
      dollar_fwrite(sim_hdl, this, "32,s,32", 2147483650u, &__str_literal_52, DEF_a__h449);
    if (DEF_exec_8_BITS_88_TO_85_9_EQ_0___d207)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_exec_8_BIT_84___d36)
    INST_rf.METH_wr(DEF_rindx__h2056, DEF_data__h2057);
  INST_csrf.METH_wr(DEF_exec_8_BITS_88_TO_85_9_EQ_8_15_AND_exec_8_BIT__ETC___d219, DEF_data__h2057);
  INST_pc.METH_write(DEF_x__h2111);
}


/* Methods */

tUInt32 MOD_mkProc::METH_cpuToHost()
{
  tUInt32 PORT_cpuToHost;
  tUInt32 DEF_AVMeth_csrf_cpuToHost;
  DEF_AVMeth_csrf_cpuToHost = INST_csrf.METH_cpuToHost();
  PORT_cpuToHost = DEF_AVMeth_csrf_cpuToHost;
  return PORT_cpuToHost;
}

tUInt8 MOD_mkProc::METH_RDY_cpuToHost()
{
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  tUInt8 PORT_RDY_cpuToHost;
  DEF_CAN_FIRE_cpuToHost = INST_csrf.METH_RDY_cpuToHost();
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}

void MOD_mkProc::METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc)
{
  INST_csrf.METH_start(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_53);
    dollar_fflush("32", 2147483649u);
  }
  INST_pc.METH_write(ARG_hostToCpu_startpc);
}

tUInt8 MOD_mkProc::METH_RDY_hostToCpu()
{
  tUInt8 DEF_CAN_FIRE_hostToCpu;
  tUInt8 PORT_RDY_hostToCpu;
  DEF_csrf_started____d44 = INST_csrf.METH_started();
  DEF_dMem_init_done____d6 = INST_dMem.METH_init_done();
  DEF_iMem_init_done____d4 = INST_iMem.METH_init_done();
  DEF_CAN_FIRE_hostToCpu = (!DEF_csrf_started____d44 && (DEF_iMem_init_done____d4 && DEF_dMem_init_done____d6)) && INST_csrf.METH_RDY_start();
  PORT_RDY_hostToCpu = DEF_CAN_FIRE_hostToCpu;
  return PORT_RDY_hostToCpu;
}

void MOD_mkProc::METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put)
{
  PORT_EN_iMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_iMemInit_request_put = (tUInt8)1u;
  PORT_iMemInit_request_put = ARG_iMemInit_request_put;
  INST_iMem.METH_init_request_put(ARG_iMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_request_put()
{
  tUInt8 DEF_CAN_FIRE_iMemInit_request_put;
  tUInt8 PORT_RDY_iMemInit_request_put;
  DEF_iMem_RDY_init_request_put____d1 = INST_iMem.METH_RDY_init_request_put();
  DEF_CAN_FIRE_iMemInit_request_put = DEF_iMem_RDY_init_request_put____d1;
  PORT_RDY_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
  return PORT_RDY_iMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_iMemInit_done()
{
  tUInt8 PORT_iMemInit_done;
  DEF_iMem_init_done____d4 = INST_iMem.METH_init_done();
  PORT_iMemInit_done = DEF_iMem_init_done____d4;
  return PORT_iMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_done()
{
  tUInt8 DEF_CAN_FIRE_iMemInit_done;
  tUInt8 PORT_RDY_iMemInit_done;
  DEF_CAN_FIRE_iMemInit_done = (tUInt8)1u;
  PORT_RDY_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
  return PORT_RDY_iMemInit_done;
}

void MOD_mkProc::METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put)
{
  PORT_EN_dMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_dMemInit_request_put = (tUInt8)1u;
  PORT_dMemInit_request_put = ARG_dMemInit_request_put;
  INST_dMem.METH_init_request_put(ARG_dMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_request_put()
{
  tUInt8 DEF_CAN_FIRE_dMemInit_request_put;
  tUInt8 PORT_RDY_dMemInit_request_put;
  DEF_dMem_RDY_init_request_put____d2 = INST_dMem.METH_RDY_init_request_put();
  DEF_CAN_FIRE_dMemInit_request_put = DEF_dMem_RDY_init_request_put____d2;
  PORT_RDY_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
  return PORT_RDY_dMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_dMemInit_done()
{
  tUInt8 PORT_dMemInit_done;
  DEF_dMem_init_done____d6 = INST_dMem.METH_init_done();
  PORT_dMemInit_done = DEF_dMem_init_done____d6;
  return PORT_dMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_done()
{
  tUInt8 DEF_CAN_FIRE_dMemInit_done;
  tUInt8 PORT_RDY_dMemInit_done;
  DEF_CAN_FIRE_dMemInit_done = (tUInt8)1u;
  PORT_RDY_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
  return PORT_RDY_dMemInit_done;
}


/* Reset routines */

void MOD_mkProc::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rf.reset_RST_N(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_dMem.reset_RST_N(ARG_rst_in);
  INST_csrf.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProc::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProc::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_csrf.dump_state(indent + 2u);
  INST_dMem.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_rf.dump_state(indent + 2u);
  INST_instance_exec_1.dump_state(indent + 2u);
  INST_instance_decode_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProc::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 30u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_DONTCARE___d10", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "a__h449", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrVal__h394", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrf_started____d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_RDY_init_request_put____d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_init_done____d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "decode___d15", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85_9_EQ_2___d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85_9_EQ_3___d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85___d29", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BIT_84___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec___d28", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_RDY_init_request_put____d1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_init_done____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_req_pc_3___d14", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal1__h392", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal2__h393", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h597", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h666", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h740", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemInit_request_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemInit_request_put", 65u);
  num = INST_pc.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_csrf.dump_VCD_defs(l);
    num = INST_dMem.dump_VCD_defs(l);
    num = INST_iMem.dump_VCD_defs(l);
    num = INST_instance_decode_0.dump_VCD_defs(l);
    num = INST_instance_exec_1.dump_VCD_defs(l);
    num = INST_rf.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProc::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkProc::vcd_defs(tVCDDumpType dt, MOD_mkProc &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53) != DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53, 65u);
	backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53;
      }
      ++num;
      if ((backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38) != DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38, 1u);
	backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_dMemInit_request_put) != DEF_WILL_FIRE_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_dMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_iMemInit_request_put) != DEF_WILL_FIRE_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_iMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_DONTCARE___d10) != DEF__1_CONCAT_DONTCARE___d10)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_DONTCARE___d10, 65u);
	backing.DEF__1_CONCAT_DONTCARE___d10 = DEF__1_CONCAT_DONTCARE___d10;
      }
      ++num;
      if ((backing.DEF_a__h449) != DEF_a__h449)
      {
	vcd_write_val(sim_hdl, num, DEF_a__h449, 32u);
	backing.DEF_a__h449 = DEF_a__h449;
      }
      ++num;
      if ((backing.DEF_csrVal__h394) != DEF_csrVal__h394)
      {
	vcd_write_val(sim_hdl, num, DEF_csrVal__h394, 32u);
	backing.DEF_csrVal__h394 = DEF_csrVal__h394;
      }
      ++num;
      if ((backing.DEF_csrf_started____d44) != DEF_csrf_started____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_csrf_started____d44, 1u);
	backing.DEF_csrf_started____d44 = DEF_csrf_started____d44;
      }
      ++num;
      if ((backing.DEF_dMem_RDY_init_request_put____d2) != DEF_dMem_RDY_init_request_put____d2)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_RDY_init_request_put____d2, 1u);
	backing.DEF_dMem_RDY_init_request_put____d2 = DEF_dMem_RDY_init_request_put____d2;
      }
      ++num;
      if ((backing.DEF_dMem_init_done____d6) != DEF_dMem_init_done____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_init_done____d6, 1u);
	backing.DEF_dMem_init_done____d6 = DEF_dMem_init_done____d6;
      }
      ++num;
      if ((backing.DEF_decode___d15) != DEF_decode___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_decode___d15, 75u);
	backing.DEF_decode___d15 = DEF_decode___d15;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30) != DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30, 1u);
	backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32) != DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32, 1u);
	backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32 = DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85___d29) != DEF_exec_8_BITS_88_TO_85___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85___d29, 4u);
	backing.DEF_exec_8_BITS_88_TO_85___d29 = DEF_exec_8_BITS_88_TO_85___d29;
      }
      ++num;
      if ((backing.DEF_exec_8_BIT_84___d36) != DEF_exec_8_BIT_84___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BIT_84___d36, 1u);
	backing.DEF_exec_8_BIT_84___d36 = DEF_exec_8_BIT_84___d36;
      }
      ++num;
      if ((backing.DEF_exec___d28) != DEF_exec___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_exec___d28, 89u);
	backing.DEF_exec___d28 = DEF_exec___d28;
      }
      ++num;
      if ((backing.DEF_iMem_RDY_init_request_put____d1) != DEF_iMem_RDY_init_request_put____d1)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_RDY_init_request_put____d1, 1u);
	backing.DEF_iMem_RDY_init_request_put____d1 = DEF_iMem_RDY_init_request_put____d1;
      }
      ++num;
      if ((backing.DEF_iMem_init_done____d4) != DEF_iMem_init_done____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_init_done____d4, 1u);
	backing.DEF_iMem_init_done____d4 = DEF_iMem_init_done____d4;
      }
      ++num;
      if ((backing.DEF_iMem_req_pc_3___d14) != DEF_iMem_req_pc_3___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_req_pc_3___d14, 32u);
	backing.DEF_iMem_req_pc_3___d14 = DEF_iMem_req_pc_3___d14;
      }
      ++num;
      if ((backing.DEF_rVal1__h392) != DEF_rVal1__h392)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal1__h392, 32u);
	backing.DEF_rVal1__h392 = DEF_rVal1__h392;
      }
      ++num;
      if ((backing.DEF_rVal2__h393) != DEF_rVal2__h393)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal2__h393, 32u);
	backing.DEF_rVal2__h393 = DEF_rVal2__h393;
      }
      ++num;
      if ((backing.DEF_x__h597) != DEF_x__h597)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h597, 5u);
	backing.DEF_x__h597 = DEF_x__h597;
      }
      ++num;
      if ((backing.DEF_x__h666) != DEF_x__h666)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h666, 5u);
	backing.DEF_x__h666 = DEF_x__h666;
      }
      ++num;
      if ((backing.DEF_x__h740) != DEF_x__h740)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h740, 12u);
	backing.DEF_x__h740 = DEF_x__h740;
      }
      ++num;
      if ((backing.PORT_EN_dMemInit_request_put) != PORT_EN_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_dMemInit_request_put, 1u);
	backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_EN_iMemInit_request_put) != PORT_EN_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_iMemInit_request_put, 1u);
	backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_dMemInit_request_put) != PORT_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemInit_request_put, 65u);
	backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_iMemInit_request_put) != PORT_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemInit_request_put, 65u);
	backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53, 65u);
      backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d53;
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38, 1u);
      backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d38;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_dMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_iMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_DONTCARE___d10, 65u);
      backing.DEF__1_CONCAT_DONTCARE___d10 = DEF__1_CONCAT_DONTCARE___d10;
      vcd_write_val(sim_hdl, num++, DEF_a__h449, 32u);
      backing.DEF_a__h449 = DEF_a__h449;
      vcd_write_val(sim_hdl, num++, DEF_csrVal__h394, 32u);
      backing.DEF_csrVal__h394 = DEF_csrVal__h394;
      vcd_write_val(sim_hdl, num++, DEF_csrf_started____d44, 1u);
      backing.DEF_csrf_started____d44 = DEF_csrf_started____d44;
      vcd_write_val(sim_hdl, num++, DEF_dMem_RDY_init_request_put____d2, 1u);
      backing.DEF_dMem_RDY_init_request_put____d2 = DEF_dMem_RDY_init_request_put____d2;
      vcd_write_val(sim_hdl, num++, DEF_dMem_init_done____d6, 1u);
      backing.DEF_dMem_init_done____d6 = DEF_dMem_init_done____d6;
      vcd_write_val(sim_hdl, num++, DEF_decode___d15, 75u);
      backing.DEF_decode___d15 = DEF_decode___d15;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30, 1u);
      backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d30;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32, 1u);
      backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32 = DEF_exec_8_BITS_88_TO_85_9_EQ_3___d32;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85___d29, 4u);
      backing.DEF_exec_8_BITS_88_TO_85___d29 = DEF_exec_8_BITS_88_TO_85___d29;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BIT_84___d36, 1u);
      backing.DEF_exec_8_BIT_84___d36 = DEF_exec_8_BIT_84___d36;
      vcd_write_val(sim_hdl, num++, DEF_exec___d28, 89u);
      backing.DEF_exec___d28 = DEF_exec___d28;
      vcd_write_val(sim_hdl, num++, DEF_iMem_RDY_init_request_put____d1, 1u);
      backing.DEF_iMem_RDY_init_request_put____d1 = DEF_iMem_RDY_init_request_put____d1;
      vcd_write_val(sim_hdl, num++, DEF_iMem_init_done____d4, 1u);
      backing.DEF_iMem_init_done____d4 = DEF_iMem_init_done____d4;
      vcd_write_val(sim_hdl, num++, DEF_iMem_req_pc_3___d14, 32u);
      backing.DEF_iMem_req_pc_3___d14 = DEF_iMem_req_pc_3___d14;
      vcd_write_val(sim_hdl, num++, DEF_rVal1__h392, 32u);
      backing.DEF_rVal1__h392 = DEF_rVal1__h392;
      vcd_write_val(sim_hdl, num++, DEF_rVal2__h393, 32u);
      backing.DEF_rVal2__h393 = DEF_rVal2__h393;
      vcd_write_val(sim_hdl, num++, DEF_x__h597, 5u);
      backing.DEF_x__h597 = DEF_x__h597;
      vcd_write_val(sim_hdl, num++, DEF_x__h666, 5u);
      backing.DEF_x__h666 = DEF_x__h666;
      vcd_write_val(sim_hdl, num++, DEF_x__h740, 12u);
      backing.DEF_x__h740 = DEF_x__h740;
      vcd_write_val(sim_hdl, num++, PORT_EN_dMemInit_request_put, 1u);
      backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_EN_iMemInit_request_put, 1u);
      backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_dMemInit_request_put, 65u);
      backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_iMemInit_request_put, 65u);
      backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
    }
}

void MOD_mkProc::vcd_prims(tVCDDumpType dt, MOD_mkProc &backing)
{
  INST_pc.dump_VCD(dt, backing.INST_pc);
}

void MOD_mkProc::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  INST_csrf.dump_VCD(dt, levels, backing.INST_csrf);
  INST_dMem.dump_VCD(dt, levels, backing.INST_dMem);
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
  INST_instance_decode_0.dump_VCD(dt, levels, backing.INST_instance_decode_0);
  INST_instance_exec_1.dump_VCD(dt, levels, backing.INST_instance_exec_1);
  INST_rf.dump_VCD(dt, levels, backing.INST_rf);
}
