#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 14 22:08:25 2021
# Process ID: 22136
# Current directory: D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7260 D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\EXHAUSTED_TB.xpr
# Log file: D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/vivado.log
# Journal file: D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new
add_files -norecurse {D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v}
close [ open D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v w ]
add_files D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim/xsim.dir/Exhausted_Testing_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim/xsim.dir/Exhausted_Testing_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 14 22:17:13 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 14 22:17:13 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.828 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\Lab2_Adders.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\EXHAUSTED_TB.srcs\sources_1\new\Ripple_Carry_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\Lab2_TeamX_Exhausted_Testing.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\Lab2_Adders.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\EXHAUSTED_TB.srcs\sources_1\new\Ripple_Carry_Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\LAB02_1007\EXHAUSTED_TB\Lab2_TeamX_Exhausted_Testing.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.586 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
set_property -name {xsim.simulate.runtime} -value {3000} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v:105]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v:105]
ERROR: [VRFC 10-2865] module 'Exhausted_Testing' ignored due to previous errors [D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exhausted_Testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Exhausted_Testing_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.srcs/sources_1/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/Lab2_TeamX_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
"xelab -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8ae51ec759440b6b82a34d859f18294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Exhausted_Testing_behav xil_defaultlib.Exhausted_Testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Exhausted_Testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot Exhausted_Testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/LAB02_1007/EXHAUSTED_TB/EXHAUSTED_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exhausted_Testing_behav -key {Behavioral:sim_1:Functional:Exhausted_Testing} -tclbatch {Exhausted_Testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Exhausted_Testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exhausted_Testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 15 01:22:11 2021...
