3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
3	 d:/rtl_fpga/sd2/verilog/aula12-fsm/ex3/media_aritmetica.v
