#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001cc130 .scope module, "free_register_test" "free_register_test" 2 1;
 .timescale 0 0;
v0000000001012f60_0 .var "clk", 0 0;
v0000000001013000_0 .var "reset", 0 0;
v000000000108c010_0 .var "serial_in", 0 0;
v000000000108bd90_0 .net "serial_out", 0 0, L_000000000108c510;  1 drivers
E_0000000001047fa0 .event negedge, v00000000001cae60_0;
S_00000000001cc2c0 .scope module, "uut" "free_register" 2 8, 3 1 0, S_00000000001cc130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "serial_in";
    .port_info 3 /OUTPUT 1 "serial_out";
P_0000000001048920 .param/l "N" 0 3 2, +C4<00000000000000000000000000001000>;
v00000000001cc450_0 .net *"_s1", 6 0, L_000000000108c1f0;  1 drivers
v00000000001cae60_0 .net "clk", 0 0, v0000000001012f60_0;  1 drivers
v00000000001caa80_0 .var "r_contents", 7 0;
v0000000001012ce0_0 .net "r_next", 7 0, L_000000000108c6f0;  1 drivers
v0000000001012d80_0 .net "reset", 0 0, v0000000001013000_0;  1 drivers
v0000000001012e20_0 .net "serial_in", 0 0, v000000000108c010_0;  1 drivers
v0000000001012ec0_0 .net "serial_out", 0 0, L_000000000108c510;  alias, 1 drivers
E_00000000010481a0 .event posedge, v0000000001012d80_0, v00000000001cae60_0;
L_000000000108c1f0 .part v00000000001caa80_0, 1, 7;
L_000000000108c6f0 .concat [ 7 1 0 0], L_000000000108c1f0, v000000000108c010_0;
L_000000000108c510 .part v00000000001caa80_0, 0, 1;
    .scope S_00000000001cc2c0;
T_0 ;
    %wait E_00000000010481a0;
    %load/vec4 v0000000001012d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000001caa80_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001012ce0_0;
    %store/vec4 v00000000001caa80_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000001cc130;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "free_register.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000001cc130 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001012f60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000001cc130;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000000001012f60_0;
    %inv;
    %store/vec4 v0000000001012f60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001cc130;
T_3 ;
    %wait E_0000000001047fa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013000_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %wait E_0000000001047fa0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %wait E_0000000001047fa0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %wait E_0000000001047fa0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %wait E_0000000001047fa0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %wait E_0000000001047fa0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108c010_0, 0, 1;
    %delay 5, 0;
    %delay 10, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\free_register_test.v";
    ".\free_register.v";
