<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v</a>
defines: 
time_elapsed: 0.396s
ram usage: 34016 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6cw3s3lx/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:7</a>: No timescale set for &#34;parity_using_assign&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:7</a>: Compile module &#34;work@parity_using_assign&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:7</a>: Top level module &#34;work@parity_using_assign&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp6cw3s3lx/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_parity_using_assign
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6cw3s3lx/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6cw3s3lx/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@parity_using_assign)
 |vpiName:work@parity_using_assign
 |uhdmallPackages:
 \_package: builtin, parent:work@parity_using_assign
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@parity_using_assign, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v</a>, line:7, parent:work@parity_using_assign
   |vpiDefName:work@parity_using_assign
   |vpiFullName:work@parity_using_assign
   |vpiPort:
   \_port: (data_in), line:8
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:8
         |vpiName:data_in
         |vpiFullName:work@parity_using_assign.data_in
   |vpiPort:
   \_port: (parity_out), line:9
     |vpiName:parity_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_out), line:14
         |vpiName:parity_out
         |vpiFullName:work@parity_using_assign.parity_out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:16
     |vpiRhs:
     \_operation: , line:16
       |vpiOpType:30
       |vpiOperand:
       \_operation: , line:16
         |vpiOpType:30
         |vpiOperand:
         \_operation: , line:16
           |vpiOpType:30
           |vpiOperand:
           \_operation: , line:16
             |vpiOpType:30
             |vpiOperand:
             \_bit_select: (data_in), line:16
               |vpiName:data_in
               |vpiFullName:work@parity_using_assign.data_in
               |vpiIndex:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiOperand:
             \_bit_select: (data_in), line:16
               |vpiName:data_in
               |vpiFullName:work@parity_using_assign.data_in
               |vpiIndex:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiOperand:
           \_operation: , line:17
             |vpiOpType:30
             |vpiOperand:
             \_bit_select: (data_in), line:17
               |vpiName:data_in
               |vpiFullName:work@parity_using_assign.data_in
               |vpiIndex:
               \_constant: , line:17
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
             |vpiOperand:
             \_bit_select: (data_in), line:17
               |vpiName:data_in
               |vpiFullName:work@parity_using_assign.data_in
               |vpiIndex:
               \_constant: , line:17
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
         |vpiOperand:
         \_operation: , line:18
           |vpiOpType:30
           |vpiOperand:
           \_bit_select: (data_in), line:18
             |vpiName:data_in
             |vpiFullName:work@parity_using_assign.data_in
             |vpiIndex:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
           |vpiOperand:
           \_bit_select: (data_in), line:18
             |vpiName:data_in
             |vpiFullName:work@parity_using_assign.data_in
             |vpiIndex:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
       |vpiOperand:
       \_operation: , line:19
         |vpiOpType:30
         |vpiOperand:
         \_bit_select: (data_in), line:19
           |vpiName:data_in
           |vpiFullName:work@parity_using_assign.data_in
           |vpiIndex:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (data_in), line:19
           |vpiName:data_in
           |vpiFullName:work@parity_using_assign.data_in
           |vpiIndex:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiLhs:
     \_ref_obj: (parity_out), line:16
       |vpiName:parity_out
       |vpiFullName:work@parity_using_assign.parity_out
       |vpiActual:
       \_logic_net: (parity_out), line:14
   |vpiNet:
   \_logic_net: (parity_out), line:14
   |vpiNet:
   \_logic_net: (data_in), line:8
 |uhdmtopModules:
 \_module: work@parity_using_assign (work@parity_using_assign), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v</a>, line:7
   |vpiDefName:work@parity_using_assign
   |vpiName:work@parity_using_assign
   |vpiPort:
   \_port: (data_in), line:8, parent:work@parity_using_assign
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:8, parent:work@parity_using_assign
         |vpiName:data_in
         |vpiFullName:work@parity_using_assign.data_in
   |vpiPort:
   \_port: (parity_out), line:9, parent:work@parity_using_assign
     |vpiName:parity_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_out), line:14, parent:work@parity_using_assign
         |vpiName:parity_out
         |vpiFullName:work@parity_using_assign.parity_out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (parity_out), line:14, parent:work@parity_using_assign
   |vpiNet:
   \_logic_net: (data_in), line:8, parent:work@parity_using_assign
Object: \work_parity_using_assign of type 3000
Object: \work_parity_using_assign of type 32
Object: \data_in of type 44
Object: \parity_out of type 44
Object: \parity_out of type 36
Object: \data_in of type 36
Object: \work_parity_using_assign of type 32
Object:  of type 8
Object: \parity_out of type 608
Object: \parity_out of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \data_in of type 106
Object:  of type 7
Object: \data_in of type 106
Object:  of type 7
Object:  of type 39
Object: \data_in of type 106
Object:  of type 7
Object: \data_in of type 106
Object:  of type 7
Object:  of type 39
Object: \data_in of type 106
Object:  of type 7
Object: \data_in of type 106
Object:  of type 7
Object:  of type 39
Object: \data_in of type 106
Object:  of type 7
Object: \data_in of type 106
Object:  of type 7
Object: \parity_out of type 36
Object: \data_in of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_parity_using_assign&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3250810] str=&#39;\work_parity_using_assign&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:8</a>.0-8.0&gt; [0x3250ac0] str=&#39;\data_in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:9</a>.0-9.0&gt; [0x3250f30] str=&#39;\parity_out&#39; output reg port=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32512f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251430] str=&#39;\parity_out&#39;
        AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251a90]
          AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251bd0]
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251e90]
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252300]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32527d0] str=&#39;\data_in&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252ce0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252ed0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3253160] str=&#39;\data_in&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32532a0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3253460] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32536c0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32537e0] str=&#39;\data_in&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32539a0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253b60] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253dc0] str=&#39;\data_in&#39;
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253f00]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32540c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x32653d0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x32654f0] str=&#39;\data_in&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265690]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265830] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265a50] str=&#39;\data_in&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265b70]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265d10] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3265f70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266090] str=&#39;\data_in&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266230]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x32663d0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266610] str=&#39;\data_in&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266750]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266910] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
--- END OF AST DUMP ---
Warning: reg &#39;\parity_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3250810] str=&#39;\work_parity_using_assign&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:8</a>.0-8.0&gt; [0x3250ac0] str=&#39;\data_in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:9</a>.0-9.0&gt; [0x3250f30] str=&#39;\parity_out&#39; output reg basic_prep port=2 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32512f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251430 -&gt; 0x3250f30] str=&#39;\parity_out&#39; basic_prep
        AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251a90] basic_prep
          AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251bd0] basic_prep
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3251e90] basic_prep
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252300] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32527d0 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252ce0] basic_prep range=[0:0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3252ed0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3253160 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x32532a0] basic_prep range=[1:1]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&gt; [0x3253460] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32536c0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32537e0 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32539a0] basic_prep range=[2:2]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253b60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253dc0 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                  AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x3253f00] basic_prep range=[3:3]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&gt; [0x32540c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x32653d0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x32654f0 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265690] basic_prep range=[4:4]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265830] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265a50 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265b70] basic_prep range=[5:5]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&gt; [0x3265d10] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3265f70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266090 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266230] basic_prep range=[6:6]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x32663d0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266610 -&gt; 0x3250ac0] str=&#39;\data_in&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266750] basic_prep range=[7:7]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&gt; [0x3266910] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
--- END OF AST DUMP ---
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.
<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>: Warning: Range select out of bounds on signal `\data_in&#39;: Setting result bit to undef.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_parity_using_assign

2.2. Analyzing design hierarchy..
Top module:  \work_parity_using_assign
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_parity_using_assign..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_parity_using_assign ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $xor                            7

8. Executing CHECK pass (checking for obvious problems).
checking module work_parity_using_assign..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_parity_using_assign&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;data_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;parity_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 9 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&#34;
          }
        },
        &#34;data_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:8</a>.0-8.0&#34;
          }
        },
        &#34;parity_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:9</a>.0-9.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_parity_using_assign&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_parity_using_assign(data_in, parity_out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:8</a>.0-8.0&#34; *)
  input data_in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:9</a>.0-9.0&#34; *)
  output parity_out;
  assign _00_ = data_in ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *) 1&#39;hx;
  assign _01_ = _00_ ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *) _04_;
  assign _02_ = _01_ ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *) _05_;
  assign _03_ = _02_ ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:16</a>.0-16.0&#34; *) _06_;
  assign _04_ = 1&#39;hx ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:17</a>.0-17.0&#34; *) 1&#39;hx;
  assign _05_ = 1&#39;hx ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:18</a>.0-18.0&#34; *) 1&#39;hx;
  assign _06_ = 1&#39;hx ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v:19</a>.0-19.0&#34; *) 1&#39;hx;
  assign parity_out = _03_;
endmodule

Warnings: 2 unique messages, 8 total
End of script. Logfile hash: f41935ea5f, CPU: user 0.01s system 0.00s, MEM: 13.13 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>