{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@317:334@HdlStmIf", "    .hdmi_clip_min (hdmi_clip_min_s));\n\n  // hdmi output clock\n\n  generate\n  if (FPGA_TECHNOLOGY == XILINX_ULTRASCALE || FPGA_TECHNOLOGY == XILINX_ULTRASCALE_PLUS) begin\n  ODDRE1 #(.SRVAL(1'b0)) i_clk_oddr (\n    .SR (1'b0),\n    .D1 (~OUT_CLK_POLARITY),\n    .D2 (OUT_CLK_POLARITY),\n    .C (reference_clk),\n    .Q (hdmi_out_clk));\n  end\n  if (FPGA_TECHNOLOGY == INTEL_5SERIES) begin\n  altddio_out #(.WIDTH(1)) i_clk_oddr (\n    .aclr (1'b0),\n    .aset (1'b0),\n    .sclr (1'b0),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[323, "  ODDRE1 #(.SRVAL(1'b0)) i_clk_oddr (\n"]], "Add": [[323, "  ODDRE1 #(\n"], [323, "    .SRVAL(1'b0)\n"], [323, "  ) i_clk_oddr (\n"]]}}