<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>elsys-design.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Balise</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Balise_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06262ca6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Balise_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06262ca6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c31e15c7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>RX_Serial</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_Serial</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Balise_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Balise_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0114c6cd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Balise_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Balise_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/data/Balise.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/data/Balise.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/src/Balise.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/src/Balise.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Balise_v1_0/src/Balise_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Balise_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Balise_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Balise_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-11T08:27:40Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48075c4a_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5bd658_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e69a3c_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d565167_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42287e61_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292a63e3_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c177a72_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a03562_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d7ebe0_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391f73fe_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a813519_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cebb22d_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c5d975_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0e2e65_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2770a03e_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2092baf1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176ef3ca_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3fe254_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc1d2df_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446d4229_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27557849_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f684d1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51572489_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51746e08_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db6bf79_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460311d6_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0f7f1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1195b560_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544a24ab_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394d57eb_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab46ec4_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7a6f47_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac97a64_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84296b4_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e58b41_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af974d9_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2537cfb5_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1265d21f_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8b4e8c_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cdf249_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c6de15_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177bc1fd_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4514e816_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd67108_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4931fb09_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7b282_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d453c1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df685ea_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6a5599_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa94af3_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13888e16_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3286276c_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306d1a0c_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9067d7b_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703034a9_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579b4540_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b79098_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a83a5d_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9ad0aa_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223a7690_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2eca95_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387ad4c_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f64c6ae_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340919d2_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc62a71_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232f7f06_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73baff3d_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0703be_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d66b2b_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbfd824_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d10cb11_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb632d5_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c697970_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb595f2_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f891155_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65689904_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adc8546_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e813b0b_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b8be9f_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1678ccb8_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4820912d_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f4bf25_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab547ce_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dad4a1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73592a58_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6c5c86_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff86616_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4a1fa_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fa9371_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4582f174_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d684c4e_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6284045f_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4244dc43_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157440a1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9b6ac9_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6d41c9_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226b20e5_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1642546f_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c2598_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8bda08_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6447d0b1_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446419_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf59a0f_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531fa8d0_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2b19b9_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67493a_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bcfef0_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b72c426_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10746e9d_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c77e89e_ARCHIVE_LOCATION">d:/projets/2020_2/ip_repo/Balise_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f49207d1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e62a213e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="df10c924"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
