read -sv run_verilog_mid/adder_32b_15_70_5fc3cd1004bb4cca0015a83e7fff42ae.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_70_5fc3cd1004bb4cca0015a83e7fff42ae_yosys.v
