ARM GAS  C:\usertemp\ccuun9pt.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"sdram.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/sdram.c"
  19              		.section	.text.FMC_SDRAM_WriteBuffer,"ax",%progbits
  20              		.align	1
  21              		.global	FMC_SDRAM_WriteBuffer
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	FMC_SDRAM_WriteBuffer:
  27              	.LVL0:
  28              	.LFB333:
   1:Core/Src/sdram.c **** #include "sdram.h"
   2:Core/Src/sdram.c **** /**
   3:Core/Src/sdram.c ****   * @brief  ÂêësdramÂÜôÂÖ•Êï∞ÊçÆ ÔºåÂú®ÊåáÂÆöÂú∞ÂùÄ(WriteAddr+Bank5_SDRAM_ADDR)ÂºÄÂßã,ËøûÁª≠ÂÜôÂÖ•n
   4:Core/Src/sdram.c ****   * @param  pBuffer: ÊåáÂêëÊï∞ÊçÆÁöÑÊåáÈíà 
   5:Core/Src/sdram.c ****   * @param  WriteAddr: Ë¶ÅÂÜôÂÖ•ÁöÑSDRAMÂÜÖÈÉ®Âú∞ÂùÄ
   6:Core/Src/sdram.c ****   * @param  n:Ë¶ÅÂÜôÂÖ•ÁöÑÂ≠óËäÇÊï∞
   7:Core/Src/sdram.c ****   * @retval None.
   8:Core/Src/sdram.c ****   */
   9:Core/Src/sdram.c **** 
  10:Core/Src/sdram.c ****   void FMC_SDRAM_WriteBuffer(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t n)
  11:Core/Src/sdram.c ****   {
  29              		.loc 1 11 3 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 11 3 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0646     		mov	r6, r0
  42 0004 0D46     		mov	r5, r1
  43 0006 1446     		mov	r4, r2
  12:Core/Src/sdram.c ****   
  13:Core/Src/sdram.c ****     /* Ê£ÄÊü•SDRAMÊ†áÂøóÔºåÁ≠âÂæÖËá≥SDRAMÁ©∫Èó≤ */  
  14:Core/Src/sdram.c ****     while ( HAL_SDRAM_GetState(&hsdram1) != RESET)
  44              		.loc 1 14 5 is_stmt 1 view .LVU2
ARM GAS  C:\usertemp\ccuun9pt.s 			page 2


  45              	.LVL1:
  46              	.L2:
  15:Core/Src/sdram.c ****     {
  16:Core/Src/sdram.c ****     }
  47              		.loc 1 16 5 view .LVU3
  14:Core/Src/sdram.c ****     {
  48              		.loc 1 14 42 discriminator 1 view .LVU4
  14:Core/Src/sdram.c ****     {
  49              		.loc 1 14 13 is_stmt 0 discriminator 1 view .LVU5
  50 0008 0748     		ldr	r0, .L6
  51 000a FFF7FEFF 		bl	HAL_SDRAM_GetState
  52              	.LVL2:
  14:Core/Src/sdram.c ****     {
  53              		.loc 1 14 42 discriminator 1 view .LVU6
  54 000e 0028     		cmp	r0, #0
  55 0010 FAD1     		bne	.L2
  56 0012 06E0     		b	.L3
  57              	.L4:
  17:Core/Src/sdram.c ****       for(;n!=0;n--)
  18:Core/Src/sdram.c ****       {
  19:Core/Src/sdram.c ****           *(__IO uint8_t*)(SDRAM_BANK_ADDR+WriteAddr)=*pBuffer;
  58              		.loc 1 19 11 is_stmt 1 view .LVU7
  59              		.loc 1 19 43 is_stmt 0 view .LVU8
  60 0014 05F14043 		add	r3, r5, #-1073741824
  61              		.loc 1 19 55 view .LVU9
  62 0018 16F8012B 		ldrb	r2, [r6], #1	@ zero_extendqisi2
  63              	.LVL3:
  64              		.loc 1 19 54 view .LVU10
  65 001c 1A70     		strb	r2, [r3]
  20:Core/Src/sdram.c ****           WriteAddr++;
  66              		.loc 1 20 11 is_stmt 1 view .LVU11
  67              		.loc 1 20 20 is_stmt 0 view .LVU12
  68 001e 0135     		adds	r5, r5, #1
  69              	.LVL4:
  21:Core/Src/sdram.c ****           pBuffer++;
  70              		.loc 1 21 11 is_stmt 1 view .LVU13
  17:Core/Src/sdram.c ****       for(;n!=0;n--)
  71              		.loc 1 17 18 discriminator 2 view .LVU14
  72 0020 013C     		subs	r4, r4, #1
  73              	.LVL5:
  74              	.L3:
  17:Core/Src/sdram.c ****       for(;n!=0;n--)
  75              		.loc 1 17 13 discriminator 1 view .LVU15
  76 0022 002C     		cmp	r4, #0
  77 0024 F6D1     		bne	.L4
  22:Core/Src/sdram.c ****       }
  23:Core/Src/sdram.c ****   }
  78              		.loc 1 23 3 is_stmt 0 view .LVU16
  79 0026 70BD     		pop	{r4, r5, r6, pc}
  80              	.LVL6:
  81              	.L7:
  82              		.loc 1 23 3 view .LVU17
  83              		.align	2
  84              	.L6:
  85 0028 00000000 		.word	hsdram1
  86              		.cfi_endproc
  87              	.LFE333:
ARM GAS  C:\usertemp\ccuun9pt.s 			page 3


  89              		.section	.text.FMC_SDRAM_ReadBuffer,"ax",%progbits
  90              		.align	1
  91              		.global	FMC_SDRAM_ReadBuffer
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	FMC_SDRAM_ReadBuffer:
  97              	.LVL7:
  98              	.LFB334:
  24:Core/Src/sdram.c ****   
  25:Core/Src/sdram.c **** 
  26:Core/Src/sdram.c ****   /**
  27:Core/Src/sdram.c ****   * @brief  ‰ªésdramËØªÊï∞ÊçÆ ÔºåÂú®ÊåáÂÆöÂú∞ÂùÄ((WriteAddr+Bank5_SDRAM_ADDR))ÂºÄÂßã,ËøûÁª≠ËØªÂá∫n‰
  28:Core/Src/sdram.c ****   * @param  pBuffer: ÊåáÂêëÊï∞ÊçÆÁöÑÊåáÈíà 
  29:Core/Src/sdram.c ****   * @param  ReadAddr: Ë¶ÅËØªÂá∫ÁöÑËµ∑ÂßãÂú∞ÂùÄ
  30:Core/Src/sdram.c ****   * @param  n:Ë¶ÅËØªÂá∫ÁöÑÂ≠óËäÇÊï∞
  31:Core/Src/sdram.c ****   * @retval None.
  32:Core/Src/sdram.c ****   */
  33:Core/Src/sdram.c **** void FMC_SDRAM_ReadBuffer(uint8_t *pBuffer,uint32_t ReadAddr,uint32_t n)
  34:Core/Src/sdram.c **** {
  99              		.loc 1 34 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 34 1 is_stmt 0 view .LVU19
 104 0000 70B5     		push	{r4, r5, r6, lr}
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 16
 107              		.cfi_offset 4, -16
 108              		.cfi_offset 5, -12
 109              		.cfi_offset 6, -8
 110              		.cfi_offset 14, -4
 111 0002 0446     		mov	r4, r0
 112 0004 0E46     		mov	r6, r1
 113 0006 1546     		mov	r5, r2
  35:Core/Src/sdram.c **** 
  36:Core/Src/sdram.c ****   /* Ê£ÄÊü•SDRAMÊ†áÂøóÔºåÁ≠âÂæÖËá≥SDRAMÁ©∫Èó≤ */  
  37:Core/Src/sdram.c ****   while ( HAL_SDRAM_GetState(&hsdram1) != RESET)
 114              		.loc 1 37 3 is_stmt 1 view .LVU20
 115              	.LVL8:
 116              	.L9:
  38:Core/Src/sdram.c ****   {
  39:Core/Src/sdram.c ****   }
 117              		.loc 1 39 3 view .LVU21
  37:Core/Src/sdram.c ****   {
 118              		.loc 1 37 40 discriminator 1 view .LVU22
  37:Core/Src/sdram.c ****   {
 119              		.loc 1 37 11 is_stmt 0 discriminator 1 view .LVU23
 120 0008 0848     		ldr	r0, .L13
 121 000a FFF7FEFF 		bl	HAL_SDRAM_GetState
 122              	.LVL9:
  37:Core/Src/sdram.c ****   {
 123              		.loc 1 37 40 discriminator 1 view .LVU24
 124 000e 0028     		cmp	r0, #0
 125 0010 FAD1     		bne	.L9
 126 0012 08E0     		b	.L10
 127              	.L11:
ARM GAS  C:\usertemp\ccuun9pt.s 			page 4


  40:Core/Src/sdram.c **** 	for(;n!=0;n--)
  41:Core/Src/sdram.c **** 	{
  42:Core/Src/sdram.c **** 		*pBuffer++=*(__IO uint8_t*)(SDRAM_BANK_ADDR+ReadAddr);
 128              		.loc 1 42 3 is_stmt 1 view .LVU25
 129              		.loc 1 42 46 is_stmt 0 view .LVU26
 130 0014 06F14043 		add	r3, r6, #-1073741824
 131              		.loc 1 42 11 view .LVU27
 132 0018 2046     		mov	r0, r4
 133              	.LVL10:
 134              		.loc 1 42 14 view .LVU28
 135 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 136              		.loc 1 42 13 view .LVU29
 137 001c 00F8013B 		strb	r3, [r0], #1
 138              	.LVL11:
  43:Core/Src/sdram.c **** 		ReadAddr++;
 139              		.loc 1 43 3 is_stmt 1 view .LVU30
 140              		.loc 1 43 11 is_stmt 0 view .LVU31
 141 0020 0136     		adds	r6, r6, #1
 142              	.LVL12:
  40:Core/Src/sdram.c **** 	for(;n!=0;n--)
 143              		.loc 1 40 13 is_stmt 1 discriminator 2 view .LVU32
 144 0022 013D     		subs	r5, r5, #1
 145              	.LVL13:
  42:Core/Src/sdram.c **** 		ReadAddr++;
 146              		.loc 1 42 11 is_stmt 0 view .LVU33
 147 0024 0446     		mov	r4, r0
 148              	.LVL14:
 149              	.L10:
  40:Core/Src/sdram.c **** 	for(;n!=0;n--)
 150              		.loc 1 40 8 is_stmt 1 discriminator 1 view .LVU34
 151 0026 002D     		cmp	r5, #0
 152 0028 F4D1     		bne	.L11
  44:Core/Src/sdram.c **** 	}
  45:Core/Src/sdram.c **** }
 153              		.loc 1 45 1 is_stmt 0 view .LVU35
 154 002a 70BD     		pop	{r4, r5, r6, pc}
 155              	.LVL15:
 156              	.L14:
 157              		.loc 1 45 1 view .LVU36
 158              		.align	2
 159              	.L13:
 160 002c 00000000 		.word	hsdram1
 161              		.cfi_endproc
 162              	.LFE334:
 164              		.section	.rodata.fsmc_sdram_test.str1.4,"aMS",%progbits,1
 165              		.align	2
 166              	.LC0:
 167 0000 53445241 		.ascii	"SDRAM Capacity:%dKB\015\012\000"
 167      4D204361 
 167      70616369 
 167      74793A25 
 167      644B420D 
 168              		.section	.text.fsmc_sdram_test,"ax",%progbits
 169              		.align	1
 170              		.global	fsmc_sdram_test
 171              		.syntax unified
 172              		.thumb
ARM GAS  C:\usertemp\ccuun9pt.s 			page 5


 173              		.thumb_func
 175              	fsmc_sdram_test:
 176              	.LFB335:
  46:Core/Src/sdram.c **** 
  47:Core/Src/sdram.c **** 
  48:Core/Src/sdram.c **** //SDRAMÂÜÖÂ≠òÊµãËØï	    
  49:Core/Src/sdram.c **** void fsmc_sdram_test()
  50:Core/Src/sdram.c **** {  
 177              		.loc 1 50 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 16
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 00B5     		push	{lr}
 182              	.LCFI2:
 183              		.cfi_def_cfa_offset 4
 184              		.cfi_offset 14, -4
 185 0002 85B0     		sub	sp, sp, #20
 186              	.LCFI3:
 187              		.cfi_def_cfa_offset 24
  51:Core/Src/sdram.c **** 	__IO uint32_t i=0;  	  
 188              		.loc 1 51 2 view .LVU38
 189              		.loc 1 51 16 is_stmt 0 view .LVU39
 190 0004 0023     		movs	r3, #0
 191 0006 0393     		str	r3, [sp, #12]
  52:Core/Src/sdram.c **** 	__IO uint32_t temp=0;	   
 192              		.loc 1 52 2 is_stmt 1 view .LVU40
 193              		.loc 1 52 16 is_stmt 0 view .LVU41
 194 0008 0293     		str	r3, [sp, #8]
  53:Core/Src/sdram.c **** 	__IO uint32_t sval=0;	//Âú®Âú∞ÂùÄ0ËØªÂà∞ÁöÑÊï∞ÊçÆ	  				   
 195              		.loc 1 53 2 is_stmt 1 view .LVU42
 196              		.loc 1 53 16 is_stmt 0 view .LVU43
 197 000a 0193     		str	r3, [sp, #4]
  54:Core/Src/sdram.c ****   
  55:Core/Src/sdram.c **** 	//ÊØèÈöî16KÂ≠óËäÇ,ÂÜôÂÖ•‰∏Ä‰∏™Êï∞ÊçÆ,ÊÄªÂÖ±ÂÜôÂÖ•2048‰∏™Êï∞ÊçÆ,ÂàöÂ•ΩÊòØ32MÂ≠óËäÇ
  56:Core/Src/sdram.c **** 	for(i=0;i<32*1024*1024;i+=16*1024)
 198              		.loc 1 56 2 is_stmt 1 view .LVU44
 199              		.loc 1 56 7 is_stmt 0 view .LVU45
 200 000c 0393     		str	r3, [sp, #12]
 201              		.loc 1 56 2 view .LVU46
 202 000e 0BE0     		b	.L16
 203              	.L17:
  57:Core/Src/sdram.c **** 	{
  58:Core/Src/sdram.c **** 		*(__IO uint32_t*)(SDRAM_BANK_ADDR+i)=temp; 
 204              		.loc 1 58 3 is_stmt 1 view .LVU47
 205              		.loc 1 58 36 is_stmt 0 view .LVU48
 206 0010 039B     		ldr	r3, [sp, #12]
 207 0012 03F14043 		add	r3, r3, #-1073741824
 208              		.loc 1 58 39 view .LVU49
 209 0016 029A     		ldr	r2, [sp, #8]
 210 0018 1A60     		str	r2, [r3]
  59:Core/Src/sdram.c **** 		temp++;
 211              		.loc 1 59 3 is_stmt 1 view .LVU50
 212              		.loc 1 59 7 is_stmt 0 view .LVU51
 213 001a 029B     		ldr	r3, [sp, #8]
 214 001c 0133     		adds	r3, r3, #1
 215 001e 0293     		str	r3, [sp, #8]
  56:Core/Src/sdram.c **** 	{
ARM GAS  C:\usertemp\ccuun9pt.s 			page 6


 216              		.loc 1 56 26 is_stmt 1 discriminator 3 view .LVU52
 217 0020 039B     		ldr	r3, [sp, #12]
 218 0022 03F58043 		add	r3, r3, #16384
 219 0026 0393     		str	r3, [sp, #12]
 220              	.L16:
  56:Core/Src/sdram.c **** 	{
 221              		.loc 1 56 11 discriminator 1 view .LVU53
 222 0028 039B     		ldr	r3, [sp, #12]
 223 002a B3F1007F 		cmp	r3, #33554432
 224 002e EFD3     		bcc	.L17
  60:Core/Src/sdram.c **** 	}
  61:Core/Src/sdram.c **** 	//‰æùÊ¨°ËØªÂá∫‰πãÂâçÂÜôÂÖ•ÁöÑÊï∞ÊçÆ,ËøõË°åÊ†°È™å		  
  62:Core/Src/sdram.c ****  	for(i=0;i<32*1024*1024;i+=16*1024) 
 225              		.loc 1 62 3 view .LVU54
 226              		.loc 1 62 8 is_stmt 0 view .LVU55
 227 0030 0023     		movs	r3, #0
 228 0032 0393     		str	r3, [sp, #12]
 229              		.loc 1 62 3 view .LVU56
 230 0034 11E0     		b	.L18
 231              	.L19:
 232              	.LBB2:
  63:Core/Src/sdram.c **** 	{	
  64:Core/Src/sdram.c ****   		temp=*(__IO uint32_t*)(SDRAM_BANK_ADDR+i);
  65:Core/Src/sdram.c **** 		if(i==0)sval=temp;
  66:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 233              		.loc 1 66 9 is_stmt 1 view .LVU57
 234              		.loc 1 66 16 is_stmt 0 view .LVU58
 235 0036 029A     		ldr	r2, [sp, #8]
 236 0038 019B     		ldr	r3, [sp, #4]
 237              		.loc 1 66 11 view .LVU59
 238 003a 9A42     		cmp	r2, r3
 239 003c 1CD9     		bls	.L15
 240              	.L20:
  67:Core/Src/sdram.c **** 		printf("SDRAM Capacity:%dKB\r\n",(uint16_t)(temp-sval+1)*16);//ÊâìÂç∞SDRAMÂÆπÈáè
 241              		.loc 1 67 3 is_stmt 1 view .LVU60
 242              		.loc 1 67 51 is_stmt 0 view .LVU61
 243 003e 0299     		ldr	r1, [sp, #8]
 244 0040 019B     		ldr	r3, [sp, #4]
 245 0042 C91A     		subs	r1, r1, r3
 246 0044 89B2     		uxth	r1, r1
 247              		.loc 1 67 36 view .LVU62
 248 0046 0131     		adds	r1, r1, #1
 249 0048 89B2     		uxth	r1, r1
 250              		.loc 1 67 3 view .LVU63
 251 004a 0901     		lsls	r1, r1, #4
 252 004c 0C48     		ldr	r0, .L24
 253 004e FFF7FEFF 		bl	printf
 254              	.LVL16:
 255              	.LBE2:
  62:Core/Src/sdram.c **** 	{	
 256              		.loc 1 62 27 is_stmt 1 discriminator 2 view .LVU64
 257 0052 039B     		ldr	r3, [sp, #12]
 258 0054 03F58043 		add	r3, r3, #16384
 259 0058 0393     		str	r3, [sp, #12]
 260              	.L18:
  62:Core/Src/sdram.c **** 	{	
 261              		.loc 1 62 12 discriminator 1 view .LVU65
ARM GAS  C:\usertemp\ccuun9pt.s 			page 7


 262 005a 039B     		ldr	r3, [sp, #12]
 263 005c B3F1007F 		cmp	r3, #33554432
 264 0060 0AD2     		bcs	.L15
 265              	.LBB3:
  64:Core/Src/sdram.c **** 		if(i==0)sval=temp;
 266              		.loc 1 64 5 view .LVU66
  64:Core/Src/sdram.c **** 		if(i==0)sval=temp;
 267              		.loc 1 64 43 is_stmt 0 view .LVU67
 268 0062 039B     		ldr	r3, [sp, #12]
 269 0064 03F14043 		add	r3, r3, #-1073741824
  64:Core/Src/sdram.c **** 		if(i==0)sval=temp;
 270              		.loc 1 64 10 view .LVU68
 271 0068 1B68     		ldr	r3, [r3]
  64:Core/Src/sdram.c **** 		if(i==0)sval=temp;
 272              		.loc 1 64 9 view .LVU69
 273 006a 0293     		str	r3, [sp, #8]
  65:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 274              		.loc 1 65 3 is_stmt 1 view .LVU70
  65:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 275              		.loc 1 65 7 is_stmt 0 view .LVU71
 276 006c 039B     		ldr	r3, [sp, #12]
  65:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 277              		.loc 1 65 5 view .LVU72
 278 006e 002B     		cmp	r3, #0
 279 0070 E1D1     		bne	.L19
  65:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 280              		.loc 1 65 11 is_stmt 1 discriminator 1 view .LVU73
  65:Core/Src/sdram.c ****  		else if(temp<=sval)break;//ÂêéÈù¢ËØªÂá∫ÁöÑÊï∞ÊçÆ‰∏ÄÂÆöË¶ÅÊØîÁ¨¨‰∏ÄÊ¨°ËØªÂà∞ÁöÑÊï∞ÊçÆÂ§ß.	   		  
 281              		.loc 1 65 15 is_stmt 0 discriminator 1 view .LVU74
 282 0072 029B     		ldr	r3, [sp, #8]
 283 0074 0193     		str	r3, [sp, #4]
 284 0076 E2E7     		b	.L20
 285              	.L15:
 286              	.LBE3:
  68:Core/Src/sdram.c ****  	}					 
  69:Core/Src/sdram.c **** }
 287              		.loc 1 69 1 view .LVU75
 288 0078 05B0     		add	sp, sp, #20
 289              	.LCFI4:
 290              		.cfi_def_cfa_offset 4
 291              		@ sp needed
 292 007a 5DF804FB 		ldr	pc, [sp], #4
 293              	.L25:
 294 007e 00BF     		.align	2
 295              	.L24:
 296 0080 00000000 		.word	.LC0
 297              		.cfi_endproc
 298              	.LFE335:
 300              		.text
 301              	.Letext0:
 302              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 303              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 304              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 305              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 306              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 307              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 308              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
ARM GAS  C:\usertemp\ccuun9pt.s 			page 8


 309              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 310              		.file 10 "Core/Inc/fmc.h"
 311              		.file 11 "<built-in>"
ARM GAS  C:\usertemp\ccuun9pt.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 sdram.c
C:\usertemp\ccuun9pt.s:20     .text.FMC_SDRAM_WriteBuffer:00000000 $t
C:\usertemp\ccuun9pt.s:26     .text.FMC_SDRAM_WriteBuffer:00000000 FMC_SDRAM_WriteBuffer
C:\usertemp\ccuun9pt.s:85     .text.FMC_SDRAM_WriteBuffer:00000028 $d
C:\usertemp\ccuun9pt.s:90     .text.FMC_SDRAM_ReadBuffer:00000000 $t
C:\usertemp\ccuun9pt.s:96     .text.FMC_SDRAM_ReadBuffer:00000000 FMC_SDRAM_ReadBuffer
C:\usertemp\ccuun9pt.s:160    .text.FMC_SDRAM_ReadBuffer:0000002c $d
C:\usertemp\ccuun9pt.s:165    .rodata.fsmc_sdram_test.str1.4:00000000 $d
C:\usertemp\ccuun9pt.s:169    .text.fsmc_sdram_test:00000000 $t
C:\usertemp\ccuun9pt.s:175    .text.fsmc_sdram_test:00000000 fsmc_sdram_test
C:\usertemp\ccuun9pt.s:296    .text.fsmc_sdram_test:00000080 $d

UNDEFINED SYMBOLS
HAL_SDRAM_GetState
hsdram1
printf
