{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"targetStateAddresses"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}]}]}],"variants":[{"paths":["\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/targetstateaddresses"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable"]]},"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStateAddresses"},"metadata":{"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetStateAddresses"},{"kind":"text","text":": "},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"}],"title":"targetStateAddresses","extendedModule":"VHDLMachines","symbolKind":"property","externalID":"s:12VHDLMachines24MachineVHDLRepresentableP9UtilitiesE20targetStateAddressesSivp","role":"symbol","modules":[{"name":"Utilities","relatedModules":["VHDLMachines"]}],"roleHeading":"Instance Property"},"sections":[],"kind":"symbol","abstract":[{"text":"The number of target state addresses.","type":"text"}],"references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/targetStateAddresses":{"kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStateAddresses","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"}],"title":"targetStateAddresses","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStateAddresses","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/targetstateaddresses","role":"symbol","abstract":[{"type":"text","text":"The number of target state addresses."}]},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"navigatorTitle":[{"text":"MachineVHDLRepresentable","kind":"identifier"}],"abstract":[{"text":"Add helper properties.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable","type":"topic","title":"MachineVHDLRepresentable","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLMachines":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","kind":"symbol","title":"VHDLMachines","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines","role":"collection"}}}