;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	JMP @72, #200
	SLT #270, <0
	SUB 12, @10
	JMP 12, <10
	JMP 12, <10
	SLT #270, <0
	SUB 2, @9
	JMP @72, #200
	DJN 12, <10
	DJN 12, <10
	CMP 20, @12
	DAT #20, <12
	CMP 12, @10
	DAT #-127, #100
	SUB @127, 100
	CMP 20, @12
	JMP @72, #200
	DJN 300, 90
	JMP 12, <10
	ADD -11, <-20
	SUB 12, @10
	JMP 12, <10
	JMP 0, -33
	SUB 12, @10
	JMP 12, #-10
	SUB -11, <-20
	SUB -207, <-121
	ADD #270, <0
	DAT #12, <10
	MOV <1, <-1
	JMP @270, @0
	MOV <1, <-1
	CMP #79, @230
	DJN -1, @-20
	CMP #12, @0
	CMP <19, @10
	SLT 791, 301
	CMP <-19, @10
	MOV -7, <-20
	SPL 0, <332
	ADD #270, <1
	CMP -207, <-120
