$date
	Tue Oct  7 08:42:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex3_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 32 $ N $end
$var reg 5 % q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 $
$end
#0
$dumpvars
b0 %
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
b10000 !
b10000 %
1"
#20
0"
#25
b1000 !
b1000 %
1"
#30
0"
#35
b10100 !
b10100 %
1"
#40
0"
#45
b1010 !
b1010 %
1"
#50
0"
#55
b10101 !
b10101 %
1"
#60
0"
#65
b1010 !
b1010 %
1"
#70
0"
#75
b10101 !
b10101 %
1"
#80
0"
#85
b1010 !
b1010 %
1"
#90
0"
#95
b10101 !
b10101 %
1"
#100
0"
#105
b1010 !
b1010 %
1"
#110
0"
#115
b10101 !
b10101 %
1"
#120
0"
#125
b1010 !
b1010 %
1"
#130
0"
#135
b10101 !
b10101 %
1"
#140
0"
#145
b1010 !
b1010 %
1"
#150
0"
#155
b10101 !
b10101 %
1"
#160
0"
#165
b1010 !
b1010 %
1"
#170
0"
#175
b10101 !
b10101 %
1"
#180
0"
#185
b1010 !
b1010 %
1"
#190
0"
#195
b10101 !
b10101 %
1"
#200
0"
#205
b1010 !
b1010 %
1"
#210
0"
