\hypertarget{structLPC__TIMER__T}{}\section{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T Struct Reference}
\label{structLPC__TIMER__T}\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}


32-\/bit Standard timer register block structure  




{\ttfamily \#include $<$timer\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}{C\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}{CR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}{C\+T\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}{E\+MR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}{IR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}{M\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}{MR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}{PC}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}{PR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}{TC}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}{T\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
32-\/bit Standard timer register block structure 

Definition at line 47 of file timer\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+CR}\hypertarget{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}{}\label{structLPC__TIMER__T_ae97a68e845ea92e8c617bbdf1d867e48}
Capture Control Register. The C\+CR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. 

Definition at line 55 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!CR@{CR}}
\index{CR@{CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+CR\mbox{[}4\mbox{]}}\hypertarget{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}{}\label{structLPC__TIMER__T_aa352dc65884c0a7b8888736a90a4bb7b}
Capture Register. CR is loaded with the value of TC when there is an event on the C\+A\+Pn.\+0 input. 

Definition at line 56 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!C\+T\+CR@{C\+T\+CR}}
\index{C\+T\+CR@{C\+T\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+CR}{CTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+T\+CR}\hypertarget{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}{}\label{structLPC__TIMER__T_a8bee15636f5bce5c6d3f3fcd4d8cf513}
Count Control Register. The C\+T\+CR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. 

Definition at line 59 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+MR}{EMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+E\+MR}\hypertarget{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}{}\label{structLPC__TIMER__T_a92df4dc0b947774e8cf040b5c2c2ae30}
External Match Register. The E\+MR controls the external match pins M\+A\+Tn.\+0-\/3 (M\+A\+T0.\+0-\/3 and M\+A\+T1.\+0-\/3 respectively). 

Definition at line 57 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!IR@{IR}}
\index{IR@{IR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{IR}{IR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+IR}\hypertarget{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}{}\label{structLPC__TIMER__T_a3db61fe5ab56aeea0c27c6199da63b1a}
$<$ T\+I\+M\+E\+Rn Structure Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. 

Definition at line 48 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+M\+CR}\hypertarget{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}{}\label{structLPC__TIMER__T_a7696d9896a932a78d6a6a60488332674}
Match Control Register. The M\+CR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. 

Definition at line 53 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!MR@{MR}}
\index{MR@{MR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{MR}{MR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+MR\mbox{[}4\mbox{]}}\hypertarget{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}{}\label{structLPC__TIMER__T_a26e8addd98189542175c5ecbcd8d3776}
Match Register. MR can be enabled through the M\+CR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC. 

Definition at line 54 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!PC@{PC}}
\index{PC@{PC}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{PC}{PC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+PC}\hypertarget{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}{}\label{structLPC__TIMER__T_aff47df94f3c3f882c742af874983ffb9}
Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. 

Definition at line 52 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!PR@{PR}}
\index{PR@{PR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{PR}{PR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+PR}\hypertarget{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}{}\label{structLPC__TIMER__T_ab803475dcfb9c751b2b8d02f02cb9d95}
Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. 

Definition at line 51 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}12\mbox{]}}\hypertarget{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}{}\label{structLPC__TIMER__T_ac55f208ad800371ff9db0ba9f49ec716}


Definition at line 58 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!TC@{TC}}
\index{TC@{TC}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{TC}{TC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+TC}\hypertarget{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}{}\label{structLPC__TIMER__T_ac92507831988bc15ddc0fbc30ab31bf9}
Timer Counter. The 32 bit TC is incremented every P\+R+1 cycles of P\+C\+LK. The TC is controlled through the T\+CR. 

Definition at line 50 of file timer\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+::\+T\+CR}\hypertarget{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}{}\label{structLPC__TIMER__T_ab6f7507a9fa9ac19e6ffb35f766027bb}
Timer Control Register. The T\+CR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the T\+CR. 

Definition at line 49 of file timer\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{timer__17xx__40xx_8h}{timer\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
