{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765571670120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765571670121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:34:29 2025 " "Processing started: Fri Dec 12 15:34:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765571670121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571670121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_tecl -c lcd_tecl " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_tecl -c lcd_tecl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571670121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765571670349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765571670350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNT count antirrebote.v(1) " "Verilog HDL Declaration information at antirrebote.v(1): object \"COUNT\" differs only in case from object \"count\" in the same scope" {  } { { "../antirrebote.v" "" { Text "/home/alejandro/Desktop/proyecto1/antirrebote.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765571682363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/Desktop/proyecto1/antirrebote.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/Desktop/proyecto1/antirrebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "../antirrebote.v" "" { Text "/home/alejandro/Desktop/proyecto1/antirrebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765571682366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571682366 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "teclado.v(35) " "Verilog HDL Event Control warning at teclado.v(35): Event Control contains a complex event expression" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 35 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1765571682366 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "teclado.v(78) " "Verilog HDL Event Control warning at teclado.v(78): Event Control contains a complex event expression" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 78 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1765571682367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/Desktop/proyecto1/teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/Desktop/proyecto1/teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765571682367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571682367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/Desktop/proyecto1/lcd_tecl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/Desktop/proyecto1/lcd_tecl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_tecl " "Found entity 1: lcd_tecl" {  } { { "../lcd_tecl.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_tecl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765571682368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571682368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(95) " "Verilog HDL information at lcd_controller.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765571682369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(174) " "Verilog HDL information at lcd_controller.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765571682369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/Desktop/proyecto1/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/Desktop/proyecto1/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_controller " "Found entity 1: LCD1602_controller" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765571682369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571682369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_tecl " "Elaborating entity \"lcd_tecl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765571682429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:anti1 " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:anti1\"" {  } { { "../lcd_tecl.v" "anti1" { Text "/home/alejandro/Desktop/proyecto1/lcd_tecl.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765571682431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 antirrebote.v(14) " "Verilog HDL assignment warning at antirrebote.v(14): truncated value with size 32 to match size of target (7)" {  } { { "../antirrebote.v" "" { Text "/home/alejandro/Desktop/proyecto1/antirrebote.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682431 "|lcd_tecl|antirrebote:anti1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:teclas " "Elaborating entity \"teclado\" for hierarchy \"teclado:teclas\"" {  } { { "../lcd_tecl.v" "teclas" { Text "/home/alejandro/Desktop/proyecto1/lcd_tecl.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765571682433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 teclado.v(48) " "Verilog HDL assignment warning at teclado.v(48): truncated value with size 32 to match size of target (19)" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682434 "|lcd_tecl|teclado:teclas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teclado.v(56) " "Verilog HDL assignment warning at teclado.v(56): truncated value with size 32 to match size of target (10)" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682434 "|lcd_tecl|teclado:teclas"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "teclado.v(90) " "Verilog HDL Case Statement information at teclado.v(90): all case item expressions in this case statement are onehot" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765571682434 "|lcd_tecl|teclado:teclas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602_controller LCD1602_controller:controla " "Elaborating entity \"LCD1602_controller\" for hierarchy \"LCD1602_controller:controla\"" {  } { { "../lcd_tecl.v" "controla" { Text "/home/alejandro/Desktop/proyecto1/lcd_tecl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765571682435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd_controller.v(80) " "Verilog HDL assignment warning at lcd_controller.v(80): truncated value with size 32 to match size of target (20)" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682438 "|lcd_tecl|LCD1602_controller:controla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_controller.v(127) " "Verilog HDL assignment warning at lcd_controller.v(127): truncated value with size 32 to match size of target (3)" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682439 "|lcd_tecl|LCD1602_controller:controla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(131) " "Verilog HDL assignment warning at lcd_controller.v(131): truncated value with size 32 to match size of target (5)" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765571682439 "|lcd_tecl|LCD1602_controller:controla"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.data_a 0 lcd_controller.v(55) " "Net \"config_mem.data_a\" at lcd_controller.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765571682445 "|lcd_tecl|LCD1602_controller:controla"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.waddr_a 0 lcd_controller.v(55) " "Net \"config_mem.waddr_a\" at lcd_controller.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765571682445 "|lcd_tecl|LCD1602_controller:controla"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.we_a 0 lcd_controller.v(55) " "Net \"config_mem.we_a\" at lcd_controller.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765571682445 "|lcd_tecl|LCD1602_controller:controla"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD1602_controller:controla\|config_mem " "RAM logic \"LCD1602_controller:controla\|config_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lcd_controller.v" "config_mem" { Text "/home/alejandro/Desktop/proyecto1/lcd_controller.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765571682799 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765571682799 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../teclado.v" "" { Text "/home/alejandro/Desktop/proyecto1/teclado.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765571683195 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765571683195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "../lcd_tecl.v" "" { Text "/home/alejandro/Desktop/proyecto1/lcd_tecl.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765571683345 "|lcd_tecl|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765571683345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765571683469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765571684922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765571685057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765571685057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765571685133 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765571685133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765571685133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765571685133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765571685142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:34:45 2025 " "Processing ended: Fri Dec 12 15:34:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765571685142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765571685142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765571685142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765571685142 ""}
