#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 30 00:11:13 2024
# Process ID: 12440
# Current directory: E:/VLSI/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21876 E:\VLSI\UART\UART.xpr
# Log file: E:/VLSI/UART/vivado.log
# Journal file: E:/VLSI/UART\vivado.jou
# Running On: Lenovo_LOQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/UART/UART.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/VLSI/UART/UART.srcs/sim_1/new/fifo_top.sv w ]
add_files -fileset sim_1 E:/VLSI/UART/UART.srcs/sim_1/new/fifo_top.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source fifo_tb.tcl
close_sim
launch_simulation
source fifo_tb.tcl
close_sim
launch_simulation
source fifo_tb.tcl
close_sim
export_ip_user_files -of_objects  [get_files E:/VLSI/UART/UART.srcs/sim_1/new/fifo_top.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/VLSI/UART/UART.srcs/sim_1/new/fifo_top.sv
update_compile_order -fileset sim_1
launch_simulation
source tb_uarttx.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source fifo_tb.tcl
close_sim
launch_simulation
source fifo_tb.tcl
add_force {/fifo_tb/en} -radix hex {0 0ns}
run all
close_sim
export_ip_user_files -of_objects  [get_files E:/VLSI/UART/UART.srcs/sources_1/new/uart_tx.v] -no_script -reset -force -quiet
remove_files  E:/VLSI/UART/UART.srcs/sources_1/new/uart_tx.v
export_ip_user_files -of_objects  [get_files E:/VLSI/UART/UART.srcs/sim_1/new/tb_uarttx.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/VLSI/UART/UART.srcs/sim_1/new/tb_uarttx.v
launch_simulation
source fifo_tb.tcl
close_sim
launch_simulation
source fifo_tb.tcl
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/fifo_tb/dut_fifo}} 
current_wave_config {Untitled 9}
add_wave {{/glbl}} 
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/fifo_tb/dut_fifo/waddr}} 
run all
relaunch_sim
close_sim
launch_simulation
source fifo_tb.tcl
run 100 ns
run 100 ns
close_sim
launch_simulation
close_project
