{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679878433984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878433984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:53:53 2023 " "Processing started: Sun Mar 26 18:53:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878433984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878433984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Juego -c Juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878433984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679878434231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679878434231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Juego-Juego " "Found design unit 1: Juego-Juego" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Juego " "Found entity 1: Juego" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desbordado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desbordado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desbordado-desbordado " "Found design unit 1: desbordado-desbordado" {  } { { "desbordado.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordado.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442572 ""} { "Info" "ISGN_ENTITY_NAME" "1 desbordado " "Found entity 1: desbordado" {  } { { "desbordado.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cargarmapa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cargarmapa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cargarMapa-cargarMapa " "Found design unit 1: cargarMapa-cargarMapa" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442573 ""} { "Info" "ISGN_ENTITY_NAME" "1 cargarMapa " "Found entity 1: cargarMapa" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cargarmapaarduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cargarmapaarduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cargarMapaArduino-cargarMapaArduino " "Found design unit 1: cargarMapaArduino-cargarMapaArduino" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442574 ""} { "Info" "ISGN_ENTITY_NAME" "1 cargarMapaArduino " "Found entity 1: cargarMapaArduino" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escenario.vhd 1 0 " "Found 1 design units, including 0 entities, in source file escenario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapq " "Found design unit 1: mapq" {  } { { "escenario.vhd" "" { Text "D:/DSD2020/Mario/FPGA/escenario.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandarposicionarduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandarposicionarduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandarPosicionArduino-mandarPosicionArduino " "Found design unit 1: mandarPosicionArduino-mandarPosicionArduino" {  } { { "mandarPosicionArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/mandarPosicionArduino.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442576 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandarPosicionArduino " "Found entity 1: mandarPosicionArduino" {  } { { "mandarPosicionArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/mandarPosicionArduino.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moverse-moverse " "Found design unit 1: moverse-moverse" {  } { { "moverse.vhd" "" { Text "D:/DSD2020/Mario/FPGA/moverse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442577 ""} { "Info" "ISGN_ENTITY_NAME" "1 moverse " "Found entity 1: moverse" {  } { { "moverse.vhd" "" { Text "D:/DSD2020/Mario/FPGA/moverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desbordador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desbordador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desbordadoR-desbordadoR " "Found design unit 1: desbordadoR-desbordadoR" {  } { { "desbordadoR.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordadoR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442578 ""} { "Info" "ISGN_ENTITY_NAME" "1 desbordadoR " "Found entity 1: desbordadoR" {  } { { "desbordadoR.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordadoR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificadorvida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verificadorvida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verificadorVida-verificadorVida " "Found design unit 1: verificadorVida-verificadorVida" {  } { { "verificadorVida.vhd" "" { Text "D:/DSD2020/Mario/FPGA/verificadorVida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442579 ""} { "Info" "ISGN_ENTITY_NAME" "1 verificadorVida " "Found entity 1: verificadorVida" {  } { { "verificadorVida.vhd" "" { Text "D:/DSD2020/Mario/FPGA/verificadorVida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caer-caer " "Found design unit 1: caer-caer" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442580 ""} { "Info" "ISGN_ENTITY_NAME" "1 caer " "Found entity 1: caer" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442581 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878442581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Juego " "Elaborating entity \"Juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679878442608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "consumirMemoria Juego.vhd(19) " "VHDL Signal Declaration warning at Juego.vhd(19): used implicit default value for signal \"consumirMemoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878442609 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cargadoo Juego.vhd(20) " "Verilog HDL or VHDL warning at Juego.vhd(20): object \"cargadoo\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878442609 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mapaTuberiass Juego.vhd(22) " "Verilog HDL or VHDL warning at Juego.vhd(22): object \"mapaTuberiass\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878442609 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigueVivo Juego.vhd(25) " "Verilog HDL or VHDL warning at Juego.vhd(25): object \"sigueVivo\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878442610 "|Juego"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout_cycles Juego.vhd(29) " "VHDL Signal Declaration warning at Juego.vhd(29): used explicit default value for signal \"timeout_cycles\" because signal was never assigned a value" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679878442610 "|Juego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cargarMapa cargarMapa:cMapa " "Elaborating entity \"cargarMapa\" for hierarchy \"cargarMapa:cMapa\"" {  } { { "Juego.vhd" "cMapa" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442628 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mapatuberias cargarMapa.vhd(15) " "VHDL Signal Declaration warning at cargarMapa.vhd(15): used implicit default value for signal \"mapatuberias\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878442629 "|Juego|cargarMapa:cMapa"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cargado cargarMapa.vhd(16) " "VHDL Signal Declaration warning at cargarMapa.vhd(16): used implicit default value for signal \"cargado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878442629 "|Juego|cargarMapa:cMapa"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mapa\[29..40\] cargarMapa.vhd(20) " "Using initial value X (don't care) for net \"mapa\[29..40\]\" at cargarMapa.vhd(20)" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442629 "|Juego|cargarMapa:cMapa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cargarMapaArduino cargarMapaArduino:cMapaArduino " "Elaborating entity \"cargarMapaArduino\" for hierarchy \"cargarMapaArduino:cMapaArduino\"" {  } { { "Juego.vhd" "cMapaArduino" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(21) " "VHDL Process Statement warning at cargarMapaArduino.vhd(21): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(23) " "VHDL Process Statement warning at cargarMapaArduino.vhd(23): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(25) " "VHDL Process Statement warning at cargarMapaArduino.vhd(25): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(27) " "VHDL Process Statement warning at cargarMapaArduino.vhd(27): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(29) " "VHDL Process Statement warning at cargarMapaArduino.vhd(29): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(31) " "VHDL Process Statement warning at cargarMapaArduino.vhd(31): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(33) " "VHDL Process Statement warning at cargarMapaArduino.vhd(33): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(35) " "VHDL Process Statement warning at cargarMapaArduino.vhd(35): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaMapa cargarMapaArduino.vhd(18) " "VHDL Process Statement warning at cargarMapaArduino.vhd(18): inferring latch(es) for signal or variable \"salidaMapa\", which holds its previous value in one or more paths through the process" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[5\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[5\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[4\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[4\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[3\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[3\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[2\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[2\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[1\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[1\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[0\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[0\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442631 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandarPosicionArduino mandarPosicionArduino:mPosicionArduino " "Elaborating entity \"mandarPosicionArduino\" for hierarchy \"mandarPosicionArduino:mPosicionArduino\"" {  } { { "Juego.vhd" "mPosicionArduino" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debounce1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debounce1\"" {  } { { "Juego.vhd" "debounce1" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442633 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout_cycles debouncer.vhd(17) " "VHDL Signal Declaration warning at debouncer.vhd(17): used explicit default value for signal \"timeout_cycles\" because signal was never assigned a value" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679878442633 "|Juego|debouncer:debounce1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caer caer:ccaer " "Elaborating entity \"caer\" for hierarchy \"caer:ccaer\"" {  } { { "Juego.vhd" "ccaer" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ds caer.vhd(7) " "VHDL Signal Declaration warning at caer.vhd(7): used implicit default value for signal \"ds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rn caer.vhd(14) " "VHDL Process Statement warning at caer.vhd(14): inferring latch(es) for signal or variable \"rn\", which holds its previous value in one or more paths through the process" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estavivo caer.vhd(14) " "VHDL Process Statement warning at caer.vhd(14): inferring latch(es) for signal or variable \"estavivo\", which holds its previous value in one or more paths through the process" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estavivo caer.vhd(14) " "Inferred latch for \"estavivo\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[0\] caer.vhd(14) " "Inferred latch for \"rn\[0\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[1\] caer.vhd(14) " "Inferred latch for \"rn\[1\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[2\] caer.vhd(14) " "Inferred latch for \"rn\[2\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[3\] caer.vhd(14) " "Inferred latch for \"rn\[3\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[4\] caer.vhd(14) " "Inferred latch for \"rn\[4\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[5\] caer.vhd(14) " "Inferred latch for \"rn\[5\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[6\] caer.vhd(14) " "Inferred latch for \"rn\[6\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[7\] caer.vhd(14) " "Inferred latch for \"rn\[7\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[8\] caer.vhd(14) " "Inferred latch for \"rn\[8\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[9\] caer.vhd(14) " "Inferred latch for \"rn\[9\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[10\] caer.vhd(14) " "Inferred latch for \"rn\[10\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[11\] caer.vhd(14) " "Inferred latch for \"rn\[11\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[12\] caer.vhd(14) " "Inferred latch for \"rn\[12\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[13\] caer.vhd(14) " "Inferred latch for \"rn\[13\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[14\] caer.vhd(14) " "Inferred latch for \"rn\[14\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[15\] caer.vhd(14) " "Inferred latch for \"rn\[15\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[16\] caer.vhd(14) " "Inferred latch for \"rn\[16\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[17\] caer.vhd(14) " "Inferred latch for \"rn\[17\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[18\] caer.vhd(14) " "Inferred latch for \"rn\[18\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[19\] caer.vhd(14) " "Inferred latch for \"rn\[19\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[20\] caer.vhd(14) " "Inferred latch for \"rn\[20\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[21\] caer.vhd(14) " "Inferred latch for \"rn\[21\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[22\] caer.vhd(14) " "Inferred latch for \"rn\[22\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[23\] caer.vhd(14) " "Inferred latch for \"rn\[23\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[24\] caer.vhd(14) " "Inferred latch for \"rn\[24\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[25\] caer.vhd(14) " "Inferred latch for \"rn\[25\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[26\] caer.vhd(14) " "Inferred latch for \"rn\[26\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[27\] caer.vhd(14) " "Inferred latch for \"rn\[27\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[28\] caer.vhd(14) " "Inferred latch for \"rn\[28\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[29\] caer.vhd(14) " "Inferred latch for \"rn\[29\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[30\] caer.vhd(14) " "Inferred latch for \"rn\[30\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[31\] caer.vhd(14) " "Inferred latch for \"rn\[31\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878442635 "|Juego|caer:ccaer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desbordado desbordado:dddesbordado " "Elaborating entity \"desbordado\" for hierarchy \"desbordado:dddesbordado\"" {  } { { "Juego.vhd" "dddesbordado" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878442636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[3\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878443167 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878443167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[2\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878443167 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878443167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[1\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878443167 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878443167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[0\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878443167 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878443167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878443361 "|Juego|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878443361 "|Juego|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878443361 "|Juego|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaArduino\[5\] GND " "Pin \"salidaArduino\[5\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878443361 "|Juego|salidaArduino[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaArduino\[4\] GND " "Pin \"salidaArduino\[4\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878443361 "|Juego|salidaArduino[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679878443361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679878443419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679878444746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878444746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679878444777 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679878444777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "277 " "Implemented 277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679878444777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679878444777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878444789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:54:04 2023 " "Processing ended: Sun Mar 26 18:54:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878444789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878444789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878444789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878444789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679878445879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878445880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:54:05 2023 " "Processing started: Sun Mar 26 18:54:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878445880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679878445880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Juego -c Juego " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679878445880 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679878445961 ""}
{ "Info" "0" "" "Project  = Juego" {  } {  } 0 0 "Project  = Juego" 0 0 "Fitter" 0 0 1679878445961 ""}
{ "Info" "0" "" "Revision = Juego" {  } {  } 0 0 "Revision = Juego" 0 0 "Fitter" 0 0 1679878445961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679878446006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679878446006 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Juego EP4CE6E22C6 " "Selected device EP4CE6E22C6 for design \"Juego\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679878446013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679878446051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679878446051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679878446133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679878446137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679878446212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679878446212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679878446212 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679878446212 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679878446215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679878446215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679878446215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679878446215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679878446215 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679878446215 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679878446216 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679878446409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679878446564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Juego.sdc " "Synopsys Design Constraints File file not found: 'Juego.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679878446564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679878446565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679878446568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679878446569 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679878446569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cc\[3\] " "Destination node cc\[3\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cc\[4\] " "Destination node cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679878446591 ""}  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679878446591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cargarMapaArduino:cMapaArduino\|LessThan0~0  " "Automatically promoted node cargarMapaArduino:cMapaArduino\|LessThan0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679878446591 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679878446591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "posicionR\[2\]  " "Automatically promoted node posicionR\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posicionR\[2\]~2 " "Destination node posicionR\[2\]~2" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posicionR\[2\]~5 " "Destination node posicionR\[2\]~5" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add2~0 " "Destination node Add2~0" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "posicionR\[2\]~13 " "Destination node posicionR\[2\]~13" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679878446591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679878446591 ""}  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679878446591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679878446754 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679878446754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679878446754 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679878446755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679878446755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679878446756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679878446756 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679878446756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679878446757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679878446757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679878446757 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679878446760 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679878446760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679878446760 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 11 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679878446760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679878446760 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679878446760 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679878446773 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679878446775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679878447191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679878447278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679878447289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679878448262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679878448262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679878448458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/DSD2020/Mario/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679878448984 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679878448984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679878449696 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679878449696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679878449699 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679878449806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679878449813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679878449937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679878449937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679878450033 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679878450343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DSD2020/Mario/FPGA/output_files/Juego.fit.smsg " "Generated suppressed messages file D:/DSD2020/Mario/FPGA/output_files/Juego.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679878450547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5515 " "Peak virtual memory: 5515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878450751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:54:10 2023 " "Processing ended: Sun Mar 26 18:54:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878450751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878450751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878450751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679878450751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679878451701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878451702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:54:11 2023 " "Processing started: Sun Mar 26 18:54:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878451702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679878451702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Juego -c Juego " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679878451702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679878451892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679878452126 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679878452138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878452257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:54:12 2023 " "Processing ended: Sun Mar 26 18:54:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878452257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878452257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878452257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679878452257 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679878452865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679878453328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878453328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:54:13 2023 " "Processing started: Sun Mar 26 18:54:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878453328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679878453328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Juego -c Juego " "Command: quartus_sta Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679878453328 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679878453407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679878453507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679878453507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453548 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679878453664 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Juego.sdc " "Synopsys Design Constraints File file not found: 'Juego.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679878453681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453681 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679878453682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name posicionR\[2\] posicionR\[2\] " "create_clock -period 1.000 -name posicionR\[2\] posicionR\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679878453682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cc\[2\] cc\[2\] " "create_clock -period 1.000 -name cc\[2\] cc\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679878453682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679878453682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679878453683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679878453684 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679878453684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679878453690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679878453707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679878453707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.876 " "Worst-case setup slack is -4.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.876             -14.413 posicionR\[2\]  " "   -4.876             -14.413 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.126             -16.103 cc\[2\]  " "   -4.126             -16.103 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.285            -238.514 clk  " "   -3.285            -238.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 cc\[2\]  " "    0.404               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 posicionR\[2\]  " "    0.755               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878453715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878453717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -91.000 clk  " "   -3.000             -91.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 cc\[2\]  " "    0.372               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 posicionR\[2\]  " "    0.410               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878453719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878453719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679878453759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679878453775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679878454069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679878454097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679878454103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679878454103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.383 " "Worst-case setup slack is -4.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.383             -12.961 posicionR\[2\]  " "   -4.383             -12.961 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.579             -13.966 cc\[2\]  " "   -3.579             -13.966 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889            -209.302 clk  " "   -2.889            -209.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk  " "    0.297               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 cc\[2\]  " "    0.338               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 posicionR\[2\]  " "    0.697               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878454112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878454116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -91.000 clk  " "   -3.000             -91.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 cc\[2\]  " "    0.459               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 posicionR\[2\]  " "    0.484               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454118 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679878454162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679878454228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679878454230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679878454230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.507 " "Worst-case setup slack is -2.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507              -7.408 posicionR\[2\]  " "   -2.507              -7.408 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969              -7.583 cc\[2\]  " "   -1.969              -7.583 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -92.822 clk  " "   -1.398             -92.822 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clk  " "    0.104               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 cc\[2\]  " "    0.109               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 posicionR\[2\]  " "    0.321               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878454241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679878454245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.610 clk  " "   -3.000             -96.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 cc\[2\]  " "    0.335               0.000 cc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 posicionR\[2\]  " "    0.365               0.000 posicionR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679878454248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679878454248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679878454589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679878454590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878454630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:54:14 2023 " "Processing ended: Sun Mar 26 18:54:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878454630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878454630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878454630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679878454630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679878455631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878455631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:54:15 2023 " "Processing started: Sun Mar 26 18:54:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878455631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679878455631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Juego -c Juego " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679878455631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679878455947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Juego.vo D:/DSD2020/Mario/FPGA/simulation/questa/ simulation " "Generated file Juego.vo in folder \"D:/DSD2020/Mario/FPGA/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679878456010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878456027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:54:16 2023 " "Processing ended: Sun Mar 26 18:54:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878456027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878456027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878456027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679878456027 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679878456683 ""}
