

================================================================
== Vivado HLS Report for 'gradient_weight_y'
================================================================
* Date:           Tue Apr 14 19:35:57 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   82|   82|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER  |   80|   80|         2|          1|          1|    80|    yes   |
        +-------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_z_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_z_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%buf_val_1_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 11 'alloca' 'buf_val_1_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%buf_val_2_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 12 'alloca' 'buf_val_2_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%buf_val_3_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 13 'alloca' 'buf_val_3_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%buf_val_4_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 14 'alloca' 'buf_val_4_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%buf_val_5_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 15 'alloca' 'buf_val_5_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%buf_val_6_x_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 16 'alloca' 'buf_val_6_x_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%buf_val_1_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 17 'alloca' 'buf_val_1_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%buf_val_2_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 18 'alloca' 'buf_val_2_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%buf_val_3_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 19 'alloca' 'buf_val_3_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%buf_val_4_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 20 'alloca' 'buf_val_4_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%buf_val_5_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 21 'alloca' 'buf_val_5_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (1.42ns)   --->   "%buf_val_6_y_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 22 'alloca' 'buf_val_6_y_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%buf_val_1_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 23 'alloca' 'buf_val_1_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%buf_val_2_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 24 'alloca' 'buf_val_2_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "%buf_val_3_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 25 'alloca' 'buf_val_3_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%buf_val_4_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 26 'alloca' 'buf_val_4_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%buf_val_5_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 27 'alloca' 'buf_val_5_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%buf_val_6_z_V = alloca [10 x i32], align 4" [optical_flow.cpp:131]   --->   Operation 28 'alloca' 'buf_val_6_z_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 29 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 30 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "br label %0" [optical_flow.cpp:134]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.29>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_i = phi i4 [ 0, %entry ], [ %r_i_mid2, %._crit_edge.i ]" [optical_flow.cpp:136]   --->   Operation 33 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%col_assign = phi i4 [ 0, %entry ], [ %c, %._crit_edge.i ]"   --->   Operation 34 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -48"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.38ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Operation 36 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %gradient_weight_y.exit, label %.reset"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.12ns)   --->   "%exitcond1_i = icmp eq i4 %col_assign, -6" [optical_flow.cpp:136]   --->   Operation 38 'icmp' 'exitcond1_i' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%col_assign_mid2 = select i1 %exitcond1_i, i4 0, i4 %col_assign" [optical_flow.cpp:136]   --->   Operation 39 'select' 'col_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%r6 = add i4 %r_i, 1" [optical_flow.cpp:134]   --->   Operation 40 'add' 'r6' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%tmp_i_mid1 = icmp ult i4 %r6, 5" [optical_flow.cpp:141]   --->   Operation 41 'icmp' 'tmp_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.12ns)   --->   "%tmp_i8 = icmp ult i4 %r_i, 5" [optical_flow.cpp:141]   --->   Operation 42 'icmp' 'tmp_i8' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.62ns)   --->   "%tmp_i_mid2 = select i1 %exitcond1_i, i1 %tmp_i_mid1, i1 %tmp_i8" [optical_flow.cpp:141]   --->   Operation 43 'select' 'tmp_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.12ns)   --->   "%tmp_47_i_mid1 = icmp ugt i4 %r6, 2" [optical_flow.cpp:174]   --->   Operation 44 'icmp' 'tmp_47_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%tmp_47_i7 = icmp ugt i4 %r_i, 2" [optical_flow.cpp:174]   --->   Operation 45 'icmp' 'tmp_47_i7' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%tmp_47_i_mid2 = select i1 %exitcond1_i, i1 %tmp_47_i_mid1, i1 %tmp_47_i7" [optical_flow.cpp:174]   --->   Operation 46 'select' 'tmp_47_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "%r_i_mid2 = select i1 %exitcond1_i, i4 %r6, i4 %r_i" [optical_flow.cpp:136]   --->   Operation 47 'select' 'r_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_50_i = zext i4 %col_assign_mid2 to i64" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 48 'zext' 'tmp_50_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%buf_val_2_x_V_addr = getelementptr [10 x i32]* %buf_val_2_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 49 'getelementptr' 'buf_val_2_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.42ns)   --->   "%buf_val_2_x_V_load = load i32* %buf_val_2_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 50 'load' 'buf_val_2_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_val_2_y_V_addr = getelementptr [10 x i32]* %buf_val_2_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 51 'getelementptr' 'buf_val_2_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.42ns)   --->   "%buf_val_2_y_V_load = load i32* %buf_val_2_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 52 'load' 'buf_val_2_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_val_2_z_V_addr = getelementptr [10 x i32]* %buf_val_2_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 53 'getelementptr' 'buf_val_2_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.42ns)   --->   "%buf_val_2_z_V_load = load i32* %buf_val_2_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 54 'load' 'buf_val_2_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%buf_val_3_x_V_addr = getelementptr [10 x i32]* %buf_val_3_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 55 'getelementptr' 'buf_val_3_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.42ns)   --->   "%buf_val_3_x_V_load = load i32* %buf_val_3_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 56 'load' 'buf_val_3_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%buf_val_3_y_V_addr = getelementptr [10 x i32]* %buf_val_3_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 57 'getelementptr' 'buf_val_3_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.42ns)   --->   "%buf_val_3_y_V_load = load i32* %buf_val_3_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 58 'load' 'buf_val_3_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_val_3_z_V_addr = getelementptr [10 x i32]* %buf_val_3_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 59 'getelementptr' 'buf_val_3_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.42ns)   --->   "%buf_val_3_z_V_load = load i32* %buf_val_3_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 60 'load' 'buf_val_3_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buf_val_4_x_V_addr = getelementptr [10 x i32]* %buf_val_4_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 61 'getelementptr' 'buf_val_4_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.42ns)   --->   "%buf_val_4_x_V_load = load i32* %buf_val_4_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 62 'load' 'buf_val_4_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_val_4_y_V_addr = getelementptr [10 x i32]* %buf_val_4_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 63 'getelementptr' 'buf_val_4_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.42ns)   --->   "%buf_val_4_y_V_load = load i32* %buf_val_4_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 64 'load' 'buf_val_4_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_val_4_z_V_addr = getelementptr [10 x i32]* %buf_val_4_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 65 'getelementptr' 'buf_val_4_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.42ns)   --->   "%buf_val_4_z_V_load = load i32* %buf_val_4_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 66 'load' 'buf_val_4_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%buf_val_5_x_V_addr = getelementptr [10 x i32]* %buf_val_5_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 67 'getelementptr' 'buf_val_5_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.42ns)   --->   "%buf_val_5_x_V_load = load i32* %buf_val_5_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 68 'load' 'buf_val_5_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%buf_val_5_y_V_addr = getelementptr [10 x i32]* %buf_val_5_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 69 'getelementptr' 'buf_val_5_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.42ns)   --->   "%buf_val_5_y_V_load = load i32* %buf_val_5_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 70 'load' 'buf_val_5_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%buf_val_5_z_V_addr = getelementptr [10 x i32]* %buf_val_5_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 71 'getelementptr' 'buf_val_5_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.42ns)   --->   "%buf_val_5_z_V_load = load i32* %buf_val_5_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 72 'load' 'buf_val_5_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%buf_val_6_x_V_addr = getelementptr [10 x i32]* %buf_val_6_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 73 'getelementptr' 'buf_val_6_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.42ns)   --->   "%buf_val_6_x_V_load = load i32* %buf_val_6_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 74 'load' 'buf_val_6_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buf_val_6_y_V_addr = getelementptr [10 x i32]* %buf_val_6_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 75 'getelementptr' 'buf_val_6_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.42ns)   --->   "%buf_val_6_y_V_load = load i32* %buf_val_6_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 76 'load' 'buf_val_6_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%buf_val_6_z_V_addr = getelementptr [10 x i32]* %buf_val_6_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 77 'getelementptr' 'buf_val_6_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.42ns)   --->   "%buf_val_6_z_V_load = load i32* %buf_val_6_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 78 'load' 'buf_val_6_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 79 [1/1] (1.18ns)   --->   "br i1 %tmp_i_mid2, label %.preheader.preheader.i221.i, label %.preheader.preheader.i.i" [optical_flow.cpp:141]   --->   Operation 79 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.18>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_47_i_mid2, label %1, label %._crit_edge.i" [optical_flow.cpp:174]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.36ns)   --->   "%c = add i4 %col_assign_mid2, 1" [optical_flow.cpp:136]   --->   Operation 81 'add' 'c' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_Y_OUTER_s)"   --->   Operation 82 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str9) nounwind" [optical_flow.cpp:137]   --->   Operation 83 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str9)" [optical_flow.cpp:137]   --->   Operation 84 'specregionbegin' 'tmp_57_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:138]   --->   Operation 85 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf_val_1_x_V_addr = getelementptr [10 x i32]* %buf_val_1_x_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 86 'getelementptr' 'buf_val_1_x_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buf_val_1_y_V_addr = getelementptr [10 x i32]* %buf_val_1_y_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 87 'getelementptr' 'buf_val_1_y_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%buf_val_1_z_V_addr = getelementptr [10 x i32]* %buf_val_1_z_V, i64 0, i64 %tmp_50_i" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 88 'getelementptr' 'buf_val_1_z_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (1.42ns)   --->   "%buf_val_2_x_V_load = load i32* %buf_val_2_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 89 'load' 'buf_val_2_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 90 [1/1] (1.42ns)   --->   "store i32 %buf_val_2_x_V_load, i32* %buf_val_1_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 90 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 91 [1/2] (1.42ns)   --->   "%buf_val_2_y_V_load = load i32* %buf_val_2_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 91 'load' 'buf_val_2_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (1.42ns)   --->   "store i32 %buf_val_2_y_V_load, i32* %buf_val_1_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 92 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 93 [1/2] (1.42ns)   --->   "%buf_val_2_z_V_load = load i32* %buf_val_2_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 93 'load' 'buf_val_2_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 94 [1/1] (1.42ns)   --->   "store i32 %buf_val_2_z_V_load, i32* %buf_val_1_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 94 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 95 [1/2] (1.42ns)   --->   "%buf_val_3_x_V_load = load i32* %buf_val_3_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 95 'load' 'buf_val_3_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 96 [1/1] (1.42ns)   --->   "store i32 %buf_val_3_x_V_load, i32* %buf_val_2_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 96 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 97 [1/2] (1.42ns)   --->   "%buf_val_3_y_V_load = load i32* %buf_val_3_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 97 'load' 'buf_val_3_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 98 [1/1] (1.42ns)   --->   "store i32 %buf_val_3_y_V_load, i32* %buf_val_2_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 98 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 99 [1/2] (1.42ns)   --->   "%buf_val_3_z_V_load = load i32* %buf_val_3_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 99 'load' 'buf_val_3_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 100 [1/1] (1.42ns)   --->   "store i32 %buf_val_3_z_V_load, i32* %buf_val_2_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 100 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 101 [1/2] (1.42ns)   --->   "%buf_val_4_x_V_load = load i32* %buf_val_4_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 101 'load' 'buf_val_4_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 102 [1/1] (1.42ns)   --->   "store i32 %buf_val_4_x_V_load, i32* %buf_val_3_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 103 [1/2] (1.42ns)   --->   "%buf_val_4_y_V_load = load i32* %buf_val_4_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 103 'load' 'buf_val_4_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 104 [1/1] (1.42ns)   --->   "store i32 %buf_val_4_y_V_load, i32* %buf_val_3_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 104 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 105 [1/2] (1.42ns)   --->   "%buf_val_4_z_V_load = load i32* %buf_val_4_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 105 'load' 'buf_val_4_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 106 [1/1] (1.42ns)   --->   "store i32 %buf_val_4_z_V_load, i32* %buf_val_3_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 106 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 107 [1/2] (1.42ns)   --->   "%buf_val_5_x_V_load = load i32* %buf_val_5_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 107 'load' 'buf_val_5_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 108 [1/1] (1.42ns)   --->   "store i32 %buf_val_5_x_V_load, i32* %buf_val_4_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 108 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 109 [1/2] (1.42ns)   --->   "%buf_val_5_y_V_load = load i32* %buf_val_5_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 109 'load' 'buf_val_5_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 110 [1/1] (1.42ns)   --->   "store i32 %buf_val_5_y_V_load, i32* %buf_val_4_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 110 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 111 [1/2] (1.42ns)   --->   "%buf_val_5_z_V_load = load i32* %buf_val_5_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 111 'load' 'buf_val_5_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 112 [1/1] (1.42ns)   --->   "store i32 %buf_val_5_z_V_load, i32* %buf_val_4_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 113 [1/2] (1.42ns)   --->   "%buf_val_6_x_V_load = load i32* %buf_val_6_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 113 'load' 'buf_val_6_x_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 114 [1/1] (1.42ns)   --->   "store i32 %buf_val_6_x_V_load, i32* %buf_val_5_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 115 [1/2] (1.42ns)   --->   "%buf_val_6_y_V_load = load i32* %buf_val_6_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 115 'load' 'buf_val_6_y_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 116 [1/1] (1.42ns)   --->   "store i32 %buf_val_6_y_V_load, i32* %buf_val_5_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 116 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 117 [1/2] (1.42ns)   --->   "%buf_val_6_z_V_load = load i32* %buf_val_6_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 117 'load' 'buf_val_6_z_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 118 [1/1] (1.42ns)   --->   "store i32 %buf_val_6_z_V_load, i32* %buf_val_5_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->optical_flow.cpp:143]   --->   Operation 118 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 119 [1/1] (2.93ns)   --->   "%tmp_x_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @gradient_x_V)" [optical_flow.cpp:145]   --->   Operation 119 'read' 'tmp_x_V' <Predicate = (!exitcond_flatten & tmp_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 120 [1/1] (2.93ns)   --->   "%tmp_y_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @gradient_y_V)" [optical_flow.cpp:146]   --->   Operation 120 'read' 'tmp_y_V' <Predicate = (!exitcond_flatten & tmp_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 121 [1/1] (2.93ns)   --->   "%tmp_z_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @gradient_z_V)" [optical_flow.cpp:147]   --->   Operation 121 'read' 'tmp_z_V' <Predicate = (!exitcond_flatten & tmp_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 122 [1/1] (1.18ns)   --->   "br label %.preheader.preheader.i.i" [optical_flow.cpp:149]   --->   Operation 122 'br' <Predicate = (!exitcond_flatten & tmp_i_mid2)> <Delay = 1.18>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%storemerge3 = phi i32 [ %tmp_x_V, %.preheader.preheader.i221.i ], [ 0, %.reset ]"   --->   Operation 123 'phi' 'storemerge3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%storemerge2 = phi i32 [ %tmp_y_V, %.preheader.preheader.i221.i ], [ 0, %.reset ]"   --->   Operation 124 'phi' 'storemerge2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %tmp_z_V, %.preheader.preheader.i221.i ], [ 0, %.reset ]"   --->   Operation 125 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.42ns)   --->   "store i32 %storemerge3, i32* %buf_val_6_x_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->optical_flow.cpp:148]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 127 [1/1] (1.42ns)   --->   "store i32 %storemerge2, i32* %buf_val_6_y_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->optical_flow.cpp:157]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 128 [1/1] (1.42ns)   --->   "store i32 %storemerge, i32* %buf_val_6_z_V_addr, align 4" [./../host/typedefs.h:38->/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->optical_flow.cpp:148]   --->   Operation 128 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 129 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @y_filtered_x_V, i1 false)" [./../host/typedefs.h:38->optical_flow.cpp:176]   --->   Operation 129 'write' <Predicate = (tmp_47_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 130 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @y_filtered_y_V, i1 false)" [./../host/typedefs.h:38->optical_flow.cpp:176]   --->   Operation 130 'write' <Predicate = (tmp_47_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 131 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @y_filtered_z_V, i1 false)" [./../host/typedefs.h:38->optical_flow.cpp:176]   --->   Operation 131 'write' <Predicate = (tmp_47_i_mid2)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [optical_flow.cpp:177]   --->   Operation 132 'br' <Predicate = (tmp_47_i_mid2)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str9, i32 %tmp_57_i)" [optical_flow.cpp:178]   --->   Operation 133 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 134 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradient_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5          (specinterface  ) [ 00000]
StgValue_6          (specinterface  ) [ 00000]
StgValue_7          (specinterface  ) [ 00000]
StgValue_8          (specinterface  ) [ 00000]
StgValue_9          (specinterface  ) [ 00000]
StgValue_10         (specinterface  ) [ 00000]
buf_val_1_x_V       (alloca         ) [ 00110]
buf_val_2_x_V       (alloca         ) [ 00110]
buf_val_3_x_V       (alloca         ) [ 00110]
buf_val_4_x_V       (alloca         ) [ 00110]
buf_val_5_x_V       (alloca         ) [ 00110]
buf_val_6_x_V       (alloca         ) [ 00110]
buf_val_1_y_V       (alloca         ) [ 00110]
buf_val_2_y_V       (alloca         ) [ 00110]
buf_val_3_y_V       (alloca         ) [ 00110]
buf_val_4_y_V       (alloca         ) [ 00110]
buf_val_5_y_V       (alloca         ) [ 00110]
buf_val_6_y_V       (alloca         ) [ 00110]
buf_val_1_z_V       (alloca         ) [ 00110]
buf_val_2_z_V       (alloca         ) [ 00110]
buf_val_3_z_V       (alloca         ) [ 00110]
buf_val_4_z_V       (alloca         ) [ 00110]
buf_val_5_z_V       (alloca         ) [ 00110]
buf_val_6_z_V       (alloca         ) [ 00110]
rbegin_i_i          (specregionbegin) [ 00000]
rend_i_i            (specregionend  ) [ 00000]
StgValue_31         (br             ) [ 01110]
indvar_flatten      (phi            ) [ 00100]
r_i                 (phi            ) [ 00100]
col_assign          (phi            ) [ 00100]
exitcond_flatten    (icmp           ) [ 00110]
indvar_flatten_next (add            ) [ 01110]
StgValue_37         (br             ) [ 00000]
exitcond1_i         (icmp           ) [ 00000]
col_assign_mid2     (select         ) [ 00000]
r6                  (add            ) [ 00000]
tmp_i_mid1          (icmp           ) [ 00000]
tmp_i8              (icmp           ) [ 00000]
tmp_i_mid2          (select         ) [ 00110]
tmp_47_i_mid1       (icmp           ) [ 00000]
tmp_47_i7           (icmp           ) [ 00000]
tmp_47_i_mid2       (select         ) [ 00110]
r_i_mid2            (select         ) [ 01110]
tmp_50_i            (zext           ) [ 00110]
buf_val_2_x_V_addr  (getelementptr  ) [ 00110]
buf_val_2_y_V_addr  (getelementptr  ) [ 00110]
buf_val_2_z_V_addr  (getelementptr  ) [ 00110]
buf_val_3_x_V_addr  (getelementptr  ) [ 00110]
buf_val_3_y_V_addr  (getelementptr  ) [ 00110]
buf_val_3_z_V_addr  (getelementptr  ) [ 00110]
buf_val_4_x_V_addr  (getelementptr  ) [ 00110]
buf_val_4_y_V_addr  (getelementptr  ) [ 00110]
buf_val_4_z_V_addr  (getelementptr  ) [ 00110]
buf_val_5_x_V_addr  (getelementptr  ) [ 00110]
buf_val_5_y_V_addr  (getelementptr  ) [ 00110]
buf_val_5_z_V_addr  (getelementptr  ) [ 00110]
buf_val_6_x_V_addr  (getelementptr  ) [ 00110]
buf_val_6_y_V_addr  (getelementptr  ) [ 00110]
buf_val_6_z_V_addr  (getelementptr  ) [ 00110]
StgValue_79         (br             ) [ 00110]
StgValue_80         (br             ) [ 00000]
c                   (add            ) [ 01110]
StgValue_82         (specloopname   ) [ 00000]
StgValue_83         (specloopname   ) [ 00000]
tmp_57_i            (specregionbegin) [ 00000]
StgValue_85         (specpipeline   ) [ 00000]
buf_val_1_x_V_addr  (getelementptr  ) [ 00000]
buf_val_1_y_V_addr  (getelementptr  ) [ 00000]
buf_val_1_z_V_addr  (getelementptr  ) [ 00000]
buf_val_2_x_V_load  (load           ) [ 00000]
StgValue_90         (store          ) [ 00000]
buf_val_2_y_V_load  (load           ) [ 00000]
StgValue_92         (store          ) [ 00000]
buf_val_2_z_V_load  (load           ) [ 00000]
StgValue_94         (store          ) [ 00000]
buf_val_3_x_V_load  (load           ) [ 00000]
StgValue_96         (store          ) [ 00000]
buf_val_3_y_V_load  (load           ) [ 00000]
StgValue_98         (store          ) [ 00000]
buf_val_3_z_V_load  (load           ) [ 00000]
StgValue_100        (store          ) [ 00000]
buf_val_4_x_V_load  (load           ) [ 00000]
StgValue_102        (store          ) [ 00000]
buf_val_4_y_V_load  (load           ) [ 00000]
StgValue_104        (store          ) [ 00000]
buf_val_4_z_V_load  (load           ) [ 00000]
StgValue_106        (store          ) [ 00000]
buf_val_5_x_V_load  (load           ) [ 00000]
StgValue_108        (store          ) [ 00000]
buf_val_5_y_V_load  (load           ) [ 00000]
StgValue_110        (store          ) [ 00000]
buf_val_5_z_V_load  (load           ) [ 00000]
StgValue_112        (store          ) [ 00000]
buf_val_6_x_V_load  (load           ) [ 00000]
StgValue_114        (store          ) [ 00000]
buf_val_6_y_V_load  (load           ) [ 00000]
StgValue_116        (store          ) [ 00000]
buf_val_6_z_V_load  (load           ) [ 00000]
StgValue_118        (store          ) [ 00000]
tmp_x_V             (read           ) [ 00000]
tmp_y_V             (read           ) [ 00000]
tmp_z_V             (read           ) [ 00000]
StgValue_122        (br             ) [ 00000]
storemerge3         (phi            ) [ 00110]
storemerge2         (phi            ) [ 00110]
storemerge          (phi            ) [ 00110]
StgValue_126        (store          ) [ 00000]
StgValue_127        (store          ) [ 00000]
StgValue_128        (store          ) [ 00000]
StgValue_129        (write          ) [ 00000]
StgValue_130        (write          ) [ 00000]
StgValue_131        (write          ) [ 00000]
StgValue_132        (br             ) [ 00000]
empty               (specregionend  ) [ 00000]
StgValue_134        (br             ) [ 01110]
StgValue_135        (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradient_x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradient_y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gradient_z_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_filtered_x_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_x_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_filtered_y_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_y_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_filtered_z_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_z_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_WEIGHT_Y_OUTER_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buf_val_1_x_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_x_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_val_2_x_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_x_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_val_3_x_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_x_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_val_4_x_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_x_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_val_5_x_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_x_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_val_6_x_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_x_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_val_1_y_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_y_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_val_2_y_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_y_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_val_3_y_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_y_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_val_4_y_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_y_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_val_5_y_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_y_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_val_6_y_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_y_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_val_1_z_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_z_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_val_2_z_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_z_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_val_3_z_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_z_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_val_4_z_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_z_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_val_5_z_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_z_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_val_6_z_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_z_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_x_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_x_V/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_y_V_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_y_V/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_z_V_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_z_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_129_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_130_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_130/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_131_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buf_val_2_x_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_x_V_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="1"/>
<pin id="401" dir="0" index="4" bw="4" slack="0"/>
<pin id="402" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
<pin id="404" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_x_V_load/2 StgValue_96/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_val_2_y_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_y_V_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="1"/>
<pin id="406" dir="0" index="4" bw="4" slack="0"/>
<pin id="407" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
<pin id="409" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_y_V_load/2 StgValue_98/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_val_2_z_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_z_V_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="1"/>
<pin id="411" dir="0" index="4" bw="4" slack="0"/>
<pin id="412" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
<pin id="414" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_z_V_load/2 StgValue_100/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_val_3_x_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_x_V_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="1"/>
<pin id="416" dir="0" index="4" bw="4" slack="0"/>
<pin id="417" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
<pin id="419" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_x_V_load/2 StgValue_102/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_val_3_y_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_y_V_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="1"/>
<pin id="421" dir="0" index="4" bw="4" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
<pin id="424" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_y_V_load/2 StgValue_104/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buf_val_3_z_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_z_V_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="1"/>
<pin id="426" dir="0" index="4" bw="4" slack="0"/>
<pin id="427" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
<pin id="429" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_z_V_load/2 StgValue_106/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf_val_4_x_V_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_x_V_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="1"/>
<pin id="431" dir="0" index="4" bw="4" slack="0"/>
<pin id="432" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="434" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_x_V_load/2 StgValue_108/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buf_val_4_y_V_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_y_V_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="1"/>
<pin id="436" dir="0" index="4" bw="4" slack="0"/>
<pin id="437" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
<pin id="439" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_y_V_load/2 StgValue_110/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buf_val_4_z_V_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_z_V_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="1"/>
<pin id="441" dir="0" index="4" bw="4" slack="0"/>
<pin id="442" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
<pin id="444" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_z_V_load/2 StgValue_112/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="buf_val_5_x_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_x_V_addr/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="1"/>
<pin id="446" dir="0" index="4" bw="4" slack="0"/>
<pin id="447" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
<pin id="449" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_x_V_load/2 StgValue_114/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="buf_val_5_y_V_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_y_V_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="1"/>
<pin id="451" dir="0" index="4" bw="4" slack="0"/>
<pin id="452" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
<pin id="454" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_y_V_load/2 StgValue_116/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="buf_val_5_z_V_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_z_V_addr/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="1"/>
<pin id="456" dir="0" index="4" bw="4" slack="0"/>
<pin id="457" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
<pin id="459" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_z_V_load/2 StgValue_118/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="buf_val_6_x_V_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_x_V_addr/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="1"/>
<pin id="461" dir="0" index="4" bw="4" slack="0"/>
<pin id="462" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
<pin id="464" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_x_V_load/2 StgValue_126/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="buf_val_6_y_V_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_y_V_addr/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="1"/>
<pin id="465" dir="0" index="4" bw="4" slack="0"/>
<pin id="466" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
<pin id="468" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_y_V_load/2 StgValue_127/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="buf_val_6_z_V_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_z_V_addr/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="1"/>
<pin id="469" dir="0" index="4" bw="4" slack="0"/>
<pin id="470" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
<pin id="472" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_z_V_load/2 StgValue_128/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="buf_val_1_x_V_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="1"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_x_V_addr/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="buf_val_1_y_V_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="1"/>
<pin id="372" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_y_V_addr/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="buf_val_1_z_V_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="1"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_z_V_addr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="StgValue_90_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_92_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_94_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="indvar_flatten_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="1"/>
<pin id="475" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="indvar_flatten_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="7" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="r_i_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="r_i_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="col_assign_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="col_assign_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="storemerge3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge3 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="storemerge3_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge3/3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="storemerge2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge2 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="storemerge2_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="1" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge2/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="storemerge_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="storemerge_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="1" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="exitcond_flatten_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="indvar_flatten_next_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="exitcond1_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="col_assign_mid2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="4" slack="0"/>
<pin id="567" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="r6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r6/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_i_mid1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="4" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_i8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i8/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_i_mid2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_47_i_mid1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47_i_mid1/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_47_i7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47_i7/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_47_i_mid2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47_i_mid2/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="r_i_mid2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="0" index="2" bw="4" slack="0"/>
<pin id="621" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_mid2/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_50_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_i/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="c_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="exitcond_flatten_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="654" class="1005" name="indvar_flatten_next_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_i_mid2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_mid2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_47_i_mid2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_47_i_mid2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="r_i_mid2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_mid2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_50_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="679" class="1005" name="buf_val_2_x_V_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_x_V_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="buf_val_2_y_V_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_y_V_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="buf_val_2_z_V_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_z_V_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="buf_val_3_x_V_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_x_V_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="buf_val_3_y_V_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="1"/>
<pin id="705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_y_V_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="buf_val_3_z_V_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_z_V_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="buf_val_4_x_V_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="1"/>
<pin id="717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_x_V_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="buf_val_4_y_V_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_y_V_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="buf_val_4_z_V_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_z_V_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="buf_val_5_x_V_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_x_V_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="buf_val_5_y_V_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="1"/>
<pin id="741" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_y_V_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="buf_val_5_z_V_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_z_V_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="buf_val_6_x_V_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_x_V_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="buf_val_6_y_V_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="1"/>
<pin id="759" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_y_V_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="buf_val_6_z_V_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="1"/>
<pin id="765" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_z_V_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="c_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="0"/>
<pin id="771" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="188" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="362" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="200" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="368" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="212" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="374" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="224" pin="3"/><net_sink comp="188" pin=4"/></net>

<net id="410"><net_src comp="236" pin="3"/><net_sink comp="200" pin=4"/></net>

<net id="415"><net_src comp="248" pin="3"/><net_sink comp="212" pin=4"/></net>

<net id="420"><net_src comp="260" pin="3"/><net_sink comp="224" pin=4"/></net>

<net id="425"><net_src comp="272" pin="3"/><net_sink comp="236" pin=4"/></net>

<net id="430"><net_src comp="284" pin="3"/><net_sink comp="248" pin=4"/></net>

<net id="435"><net_src comp="296" pin="3"/><net_sink comp="260" pin=4"/></net>

<net id="440"><net_src comp="308" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="445"><net_src comp="320" pin="3"/><net_sink comp="284" pin=4"/></net>

<net id="450"><net_src comp="332" pin="3"/><net_sink comp="296" pin=4"/></net>

<net id="455"><net_src comp="344" pin="3"/><net_sink comp="308" pin=4"/></net>

<net id="460"><net_src comp="356" pin="3"/><net_sink comp="320" pin=4"/></net>

<net id="476"><net_src comp="32" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="34" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="34" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="16" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="140" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="510" pin="4"/><net_sink comp="332" pin=4"/></net>

<net id="522"><net_src comp="16" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="146" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="523" pin="4"/><net_sink comp="344" pin=4"/></net>

<net id="535"><net_src comp="16" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="152" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="4"/><net_sink comp="356" pin=4"/></net>

<net id="549"><net_src comp="477" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="477" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="499" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="499" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="488" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="42" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="488" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="44" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="557" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="571" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="488" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="557" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="597" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="603" pin="2"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="557" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="571" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="488" pin="4"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="563" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="636"><net_src comp="625" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="638"><net_src comp="625" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="639"><net_src comp="625" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="640"><net_src comp="625" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="641"><net_src comp="625" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="642"><net_src comp="625" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="643"><net_src comp="625" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="648"><net_src comp="563" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="545" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="551" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="662"><net_src comp="589" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="609" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="617" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="675"><net_src comp="625" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="682"><net_src comp="182" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="688"><net_src comp="194" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="694"><net_src comp="206" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="700"><net_src comp="218" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="706"><net_src comp="230" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="712"><net_src comp="242" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="718"><net_src comp="254" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="724"><net_src comp="266" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="730"><net_src comp="278" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="736"><net_src comp="290" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="742"><net_src comp="302" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="748"><net_src comp="314" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="754"><net_src comp="326" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="760"><net_src comp="338" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="766"><net_src comp="350" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="772"><net_src comp="644" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="499" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_filtered_x_V | {3 }
	Port: y_filtered_y_V | {3 }
	Port: y_filtered_z_V | {3 }
 - Input state : 
	Port: gradient_weight_y : gradient_x_V | {3 }
	Port: gradient_weight_y : gradient_y_V | {3 }
	Port: gradient_weight_y : gradient_z_V | {3 }
  - Chain level:
	State 1
		rend_i_i : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_37 : 2
		exitcond1_i : 1
		col_assign_mid2 : 2
		r6 : 1
		tmp_i_mid1 : 2
		tmp_i8 : 1
		tmp_i_mid2 : 3
		tmp_47_i_mid1 : 2
		tmp_47_i7 : 1
		tmp_47_i_mid2 : 3
		r_i_mid2 : 2
		tmp_50_i : 3
		buf_val_2_x_V_addr : 4
		buf_val_2_x_V_load : 5
		buf_val_2_y_V_addr : 4
		buf_val_2_y_V_load : 5
		buf_val_2_z_V_addr : 4
		buf_val_2_z_V_load : 5
		buf_val_3_x_V_addr : 4
		buf_val_3_x_V_load : 5
		buf_val_3_y_V_addr : 4
		buf_val_3_y_V_load : 5
		buf_val_3_z_V_addr : 4
		buf_val_3_z_V_load : 5
		buf_val_4_x_V_addr : 4
		buf_val_4_x_V_load : 5
		buf_val_4_y_V_addr : 4
		buf_val_4_y_V_load : 5
		buf_val_4_z_V_addr : 4
		buf_val_4_z_V_load : 5
		buf_val_5_x_V_addr : 4
		buf_val_5_x_V_load : 5
		buf_val_5_y_V_addr : 4
		buf_val_5_y_V_load : 5
		buf_val_5_z_V_addr : 4
		buf_val_5_z_V_load : 5
		buf_val_6_x_V_addr : 4
		buf_val_6_x_V_load : 5
		buf_val_6_y_V_addr : 4
		buf_val_6_y_V_load : 5
		buf_val_6_z_V_addr : 4
		buf_val_6_z_V_load : 5
		StgValue_79 : 4
		StgValue_80 : 4
		c : 3
	State 3
		StgValue_90 : 1
		StgValue_92 : 1
		StgValue_94 : 1
		StgValue_96 : 1
		StgValue_98 : 1
		StgValue_100 : 1
		StgValue_102 : 1
		StgValue_104 : 1
		StgValue_106 : 1
		StgValue_108 : 1
		StgValue_110 : 1
		StgValue_112 : 1
		StgValue_114 : 1
		StgValue_116 : 1
		StgValue_118 : 1
		storemerge3 : 1
		storemerge2 : 1
		storemerge : 1
		StgValue_126 : 2
		StgValue_127 : 2
		StgValue_128 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_545  |    0    |    11   |
|          |     exitcond1_i_fu_557     |    0    |    9    |
|   icmp   |      tmp_i_mid1_fu_577     |    0    |    9    |
|          |        tmp_i8_fu_583       |    0    |    9    |
|          |    tmp_47_i_mid1_fu_597    |    0    |    9    |
|          |      tmp_47_i7_fu_603      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_551 |    0    |    15   |
|    add   |          r6_fu_571         |    0    |    13   |
|          |          c_fu_644          |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   col_assign_mid2_fu_563   |    0    |    4    |
|  select  |      tmp_i_mid2_fu_589     |    0    |    2    |
|          |    tmp_47_i_mid2_fu_609    |    0    |    2    |
|          |       r_i_mid2_fu_617      |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |     tmp_x_V_read_fu_140    |    0    |    0    |
|   read   |     tmp_y_V_read_fu_146    |    0    |    0    |
|          |     tmp_z_V_read_fu_152    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  StgValue_129_write_fu_158 |    0    |    0    |
|   write  |  StgValue_130_write_fu_166 |    0    |    0    |
|          |  StgValue_131_write_fu_174 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       tmp_50_i_fu_625      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   109   |
|----------|----------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buf_val_1_x_V|    0   |   64   |    5   |
|buf_val_1_y_V|    0   |   64   |    5   |
|buf_val_1_z_V|    0   |   64   |    5   |
|buf_val_2_x_V|    0   |   64   |    5   |
|buf_val_2_y_V|    0   |   64   |    5   |
|buf_val_2_z_V|    0   |   64   |    5   |
|buf_val_3_x_V|    0   |   64   |    5   |
|buf_val_3_y_V|    0   |   64   |    5   |
|buf_val_3_z_V|    0   |   64   |    5   |
|buf_val_4_x_V|    0   |   64   |    5   |
|buf_val_4_y_V|    0   |   64   |    5   |
|buf_val_4_z_V|    0   |   64   |    5   |
|buf_val_5_x_V|    0   |   64   |    5   |
|buf_val_5_y_V|    0   |   64   |    5   |
|buf_val_5_z_V|    0   |   64   |    5   |
|buf_val_6_x_V|    0   |   64   |    5   |
|buf_val_6_y_V|    0   |   64   |    5   |
|buf_val_6_z_V|    0   |   64   |    5   |
+-------------+--------+--------+--------+
|    Total    |    0   |  1152  |   90   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| buf_val_2_x_V_addr_reg_679|    4   |
| buf_val_2_y_V_addr_reg_685|    4   |
| buf_val_2_z_V_addr_reg_691|    4   |
| buf_val_3_x_V_addr_reg_697|    4   |
| buf_val_3_y_V_addr_reg_703|    4   |
| buf_val_3_z_V_addr_reg_709|    4   |
| buf_val_4_x_V_addr_reg_715|    4   |
| buf_val_4_y_V_addr_reg_721|    4   |
| buf_val_4_z_V_addr_reg_727|    4   |
| buf_val_5_x_V_addr_reg_733|    4   |
| buf_val_5_y_V_addr_reg_739|    4   |
| buf_val_5_z_V_addr_reg_745|    4   |
| buf_val_6_x_V_addr_reg_751|    4   |
| buf_val_6_y_V_addr_reg_757|    4   |
| buf_val_6_z_V_addr_reg_763|    4   |
|         c_reg_769         |    4   |
|     col_assign_reg_495    |    4   |
|  exitcond_flatten_reg_650 |    1   |
|indvar_flatten_next_reg_654|    7   |
|   indvar_flatten_reg_473  |    7   |
|      r_i_mid2_reg_667     |    4   |
|        r_i_reg_484        |    4   |
|    storemerge2_reg_519    |   32   |
|    storemerge3_reg_506    |   32   |
|     storemerge_reg_532    |   32   |
|   tmp_47_i_mid2_reg_663   |    1   |
|      tmp_50_i_reg_672     |   64   |
|     tmp_i_mid2_reg_659    |    1   |
+---------------------------+--------+
|           Total           |   253  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_188 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_332 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  17.745 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   109  |
|   Memory  |    0   |    -   |  1152  |   90   |
|Multiplexer|    -   |   17   |    -   |   135  |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   17   |  1405  |   334  |
+-----------+--------+--------+--------+--------+
