// Seed: 2821487960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam [-1 : -1 'b0] id_10 = 1 + 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  always @(posedge 1) id_4(-1);
  supply1 id_5 = 1 ? 1 : id_2;
  wire id_6;
  ;
  assign id_1[1] = id_6;
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3
  );
endmodule
