$date
	Sun Sep 15 08:25:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_parityGenerator_3Bit_Odd $end
$var wire 1 ! P $end
$var reg 3 " A [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 "
1!
$end
#10
0!
b1 "
#20
b10 "
#30
1!
b11 "
#40
0!
b100 "
#50
1!
b101 "
#60
b110 "
#70
0!
b111 "
#80
