
---------- Begin Simulation Statistics ----------
final_tick                               926050954650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829344                       # Number of bytes of host memory used
host_op_rate                                    43816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   383.99                       # Real time elapsed on the host
host_tick_rate                               29561509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011351                       # Number of seconds simulated
sim_ticks                                 11351367500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       211799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5218698                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       584070                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6316477                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2960741                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5218698                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2257957                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6339892                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       274792                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16588786                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12418405                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       584070                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1007932                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     20529598                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19550294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.860601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.058648                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15162395     77.56%     77.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1221684      6.25%     83.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       799415      4.09%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       504432      2.58%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       260125      1.33%     91.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       316302      1.62%     93.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140345      0.72%     94.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       137664      0.70%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1007932      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19550294                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.270272                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.270272                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10876429                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44613950                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4019279                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6565920                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         585553                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        652826                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3371332                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370678                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1063757                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3336                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6339892                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4844373                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16967786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30423216                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1171106                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.279257                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5146673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2960744                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.340070                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     22700012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.177476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.180382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13919356     61.32%     61.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           716776      3.16%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           897169      3.95%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           992428      4.37%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           498260      2.19%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           443008      1.95%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1008494      4.44%     81.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           114872      0.51%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4109649     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     22700012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18409                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18620                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       659257                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3710086                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.423572                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5062253                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1062616                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2963808                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4125933                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        64472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1556247                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37354623                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3999637                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1301202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32318951                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         585553                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         17780                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       147581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       129141                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2377                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2254555                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       982166                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2377                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       454643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       204614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30636168                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              31103992                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.725848                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          22237209                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.370056                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31239578                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         42301094                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26298349                       # number of integer regfile writes
system.switch_cpus.ipc                       0.440476                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.440476                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       128163      0.38%      0.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28173014     83.80%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13812      0.04%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4179102     12.43%     96.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1088301      3.24%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19325      0.06%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18443      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33620160                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38313                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76103                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36852                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49198                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              493621                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014682                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          397335     80.49%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          95470     19.34%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           271      0.05%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          528      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           17      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       33947305                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     90492318                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     31067140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57837124                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37354623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33620160                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20529597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       134475                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     20370254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     22700012                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.481064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.149177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13469364     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1291472      5.69%     65.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1726561      7.61%     72.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1618466      7.13%     79.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1621103      7.14%     86.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1239172      5.46%     92.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       980862      4.32%     96.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       569372      2.51%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183640      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     22700012                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.480887                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4844373                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       511814                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       596077                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4125933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1556247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13459379                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 22702715                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10406276                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         162067                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4461875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        333490                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     102766573                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41965714                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51814324                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6625043                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            295                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         585553                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        621260                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         30970569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22822                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59064471                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2086729                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             55896954                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77879573                       # The number of ROB writes
system.switch_cpus.timesIdled                      30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       161979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       593975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         161979                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             214121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7518                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204281                       # Transaction distribution
system.membus.trans_dist::ReadExReq                24                       # Transaction distribution
system.membus.trans_dist::ReadExResp               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        214122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       640090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       640090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 640090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14186432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14186432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14186432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            214146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  214146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              214146                       # Request fanout histogram
system.membus.reqLayer2.occupancy           503482500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1154034250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  11351367500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23780                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          492171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       296918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20079040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20082368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          219502                       # Total snoops (count)
system.tol2bus.snoopTraffic                    481152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           517028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.463831                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 355049     68.67%     68.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 161979     31.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             517028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313247500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446206500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        83380                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83380                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        83380                       # number of overall hits
system.l2.overall_hits::total                   83380                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       214092                       # number of demand (read+write) misses
system.l2.demand_misses::total                 214146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       214092                       # number of overall misses
system.l2.overall_misses::total                214146                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19256984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19260942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3958000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19256984000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19260942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297526                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297526                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.719705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.719705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89947.237636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89943.038861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89947.237636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89943.038861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7518                       # number of writebacks
system.l2.writebacks::total                      7518                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       214092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            214142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       214092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           214142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17116074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17119532000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17116074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17119532000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.719705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.719705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79947.284345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79944.765623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79947.284345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79944.765623                       # average overall mshr miss latency
system.l2.replacements                         219502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16262                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       154276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        154276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  24                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.043165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 46208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 46208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.043165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 36208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76115.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69160                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        82848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             82848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       214068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          214070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19255875000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19255875000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       296916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        296918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.720972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.720973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89952.141376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89951.300976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       214068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       214068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17115205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17115205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.720972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.720967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79952.188090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79952.188090                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2030.183172                       # Cycle average of tags in use
system.l2.tags.total_refs                      430514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    219502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.961322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.828947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.052466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.048207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.865666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1938.387885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991300                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1409500                       # Number of tag accesses
system.l2.tags.data_accesses                  1409500                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13701888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13705344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       481152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          481152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       214092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             11276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       281904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1207069369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1207373825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        11276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       281904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           293181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42387140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42387140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42387140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            11276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       281904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1207069369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1249760965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    212113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000418892250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6693                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7518                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   369                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              390                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4325606250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1060815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8303662500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20388.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39138.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.643423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.693198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.447686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66548     65.29%     65.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19563     19.19%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6742      6.62%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3917      3.84%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2495      2.45%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1475      1.45%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          707      0.69%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          283      0.28%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          189      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     482.416856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    442.849480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.581325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            24      5.47%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          278     63.33%     68.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           99     22.55%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           27      6.15%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      1.82%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.46%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.214123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              391     89.07%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.37%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      8.66%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13578432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  126656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  455552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13705088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               481152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1196.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1207.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11351264500                       # Total gap between requests
system.mem_ctrls.avgGap                      51210.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13575232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       455552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 281904.360862248519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1195911593.911482334137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40131904.812349699438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       214092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7518                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1402500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   8302260000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 275021252000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28050.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     38778.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36581704.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            358899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            190729110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           746958240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           20311020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     895530480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4808867130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        309325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7330620660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.791854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    762354750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    378820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10210182750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            368916660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            196053495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           767885580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16844940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     895530480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4795427100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        320644320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7361302575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.494780                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    791808000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    378820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10180729500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11351357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4844292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4844301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4844292                       # number of overall hits
system.cpu.icache.overall_hits::total         4844301                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           81                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           81                       # number of overall misses
system.cpu.icache.overall_misses::total            83                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6017000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6017000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6017000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6017000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4844373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4844384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4844373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4844384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74283.950617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72493.975904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74283.950617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72493.975904                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4033500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4033500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        80670                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        80670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80670                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4844292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4844301                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           81                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4844373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4844384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74283.950617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72493.975904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        80670                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80670                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9688820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9688820                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3332219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3332219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3332219                       # number of overall hits
system.cpu.dcache.overall_hits::total         3332219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       404630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         404632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       404630                       # number of overall misses
system.cpu.dcache.overall_misses::total        404632                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  25185377998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25185377998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  25185377998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25185377998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3736849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3736851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3736849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3736851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.108281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.108281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62242.982473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62242.674821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62242.982473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62242.674821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6180797                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2753                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            158089                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.096945                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.568182                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16262                       # number of writebacks
system.cpu.dcache.writebacks::total             16262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       107158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       107158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107158                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297472                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  20588192498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20588192498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20588192498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20588192498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.079605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.079605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.079605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69210.522328                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69210.522328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69210.522328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69210.522328                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2758132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2758132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       404073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        404075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  25177262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25177262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3162205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3162207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.127782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62308.697933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62308.389532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       107157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       296916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       296916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20580636500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20580636500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.093895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69314.676542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69314.676542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8115498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8115498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14570.014363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14570.014363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7555998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7555998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13589.924460                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13589.924460                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926050954650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.012504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3621417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.215987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.012504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7771175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7771175                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926122884954500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31477                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829480                       # Number of bytes of host memory used
host_op_rate                                    51099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1270.77                       # Real time elapsed on the host
host_tick_rate                               56603862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071930                       # Number of seconds simulated
sim_ticks                                 71930304500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       880448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1760919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14245178                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1584832                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15870633                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6995511                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14245178                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7249667                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15941538                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       919475                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46571391                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33720648                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1584832                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2454604                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     52551744                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    135643540                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.354682                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.324209                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    121498635     89.57%     89.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4257019      3.14%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3088050      2.28%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1693961      1.25%     96.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1224354      0.90%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       758347      0.56%     97.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       410696      0.30%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       257874      0.19%     98.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2454604      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135643540                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.795353                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.795353                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     115566719                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      122160800                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8583082                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15707399                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1589886                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2412983                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8922708                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518821                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3352454                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469312                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15941538                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10606004                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             130740001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               86110211                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3179772                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.110812                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11530182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6995515                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.598567                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    143860069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.944641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        121110904     84.19%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1803772      1.25%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1690627      1.18%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1932192      1.34%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1375357      0.96%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1070709      0.74%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2200211      1.53%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           552127      0.38%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12124170      8.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    143860069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23043                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23088                       # number of floating regfile writes
system.switch_cpus.idleCycles                     540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1929442                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8821563                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.581418                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13149215                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3350756                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7337377                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11409425                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       210235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4878169                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    100661909                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9798459                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3642963                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      83643147                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11073753                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1589886                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11155391                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       223798                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       439447                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7896                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5870325                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2967727                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7896                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1391669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       537773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86458041                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              81304548                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678214                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58637092                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.565162                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81781129                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        115037695                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        68835548                       # number of integer regfile writes
system.switch_cpus.ipc                       0.208535                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.208535                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       827118      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72541201     83.11%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47438      0.05%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10343677     11.85%     95.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3479510      3.99%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24036      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23123      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       87286103                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48024                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95233                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46003                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59658                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1111760                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012737                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          985562     88.65%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         124770     11.22%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           563      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          707      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          158      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       87522721                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    319819115                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     81258545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    153160996                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          100661906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          87286103                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     52551662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       370306                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     60006235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    143860069                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.606743                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.569526                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    119453190     83.03%     83.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4358478      3.03%     86.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4731067      3.29%     89.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3588076      2.49%     91.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3509043      2.44%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3484371      2.42%     96.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2537980      1.76%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1567556      1.09%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       630308      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    143860069                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.606741                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10606004                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1179417                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1108429                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11409425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4878169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        33176020                       # number of misc regfile reads
system.switch_cpus.numCycles                143860609                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33434107                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         254967                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9965777                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           2307                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        557094                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     285583371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      114522416                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    143688516                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16328414                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81189265                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1589886                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82541885                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         81582444                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28919                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    168852639                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8471244                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            233850959                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           209635511                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       736568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002885                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         736568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             420915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       478714                       # Transaction distribution
system.membus.trans_dist::CleanEvict           401732                       # Transaction distribution
system.membus.trans_dist::ReadExReq            459559                       # Transaction distribution
system.membus.trans_dist::ReadExResp           459559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        420914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2641393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2641393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2641393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     86988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     86988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            880473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  880473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              880473                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3972567000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4874256750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  71930304500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       991276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1323222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484579                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96896128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96896512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1313058                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30637696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2314503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.318241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.465794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1577933     68.18%     68.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 736570     31.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2314503                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1514004500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502160000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       120972                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120972                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       120972                       # number of overall hits
system.l2.overall_hits::total                  120972                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       880467                       # number of demand (read+write) misses
system.l2.demand_misses::total                 880473                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       880467                       # number of overall misses
system.l2.overall_misses::total                880473                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       525000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  86025110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86025635500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       525000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  86025110500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86025635500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.879202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879203                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.879202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879203                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        87500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97703.957672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97703.888137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        87500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97703.957672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97703.888137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              478714                       # number of writebacks
system.l2.writebacks::total                    478714                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       880467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            880473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       880467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           880473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77220430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77220895500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77220430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77220895500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.879202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879203                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.879202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879203                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87703.946315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87703.876780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87703.946315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87703.876780                       # average overall mshr miss latency
system.l2.replacements                        1313058                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512562                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       303956                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        303956                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        25020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       459559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              459559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  45519876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45519876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.948368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99051.212140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99051.212140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       459559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         459559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  40924286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40924286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.948368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89051.212140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89051.212140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       525000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       525000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        87500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        87500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        95952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             95952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       420908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          420908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40505234500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40505234500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.814356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96232.987969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96232.987969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       420908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       420908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  36296144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36296144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.814356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86232.964211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86232.964211                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1708113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1315106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.298841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     611.128973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1436.868255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.298403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.701596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5318826                       # Number of tag accesses
system.l2.tags.data_accesses                  5318826                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71930304500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     56349888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56350272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30637696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30637696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       880467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              880473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       478714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             478714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    783395655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             783400993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      425935859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            425935859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      425935859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    783395655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1209336852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    478312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    877807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000436678250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2110652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             449708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      880473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     478714                       # Number of write requests accepted
system.mem_ctrls.readBursts                    880473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   478714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   402                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             53905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             54580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29675                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24303574000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4389065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40762567750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27686.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46436.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   157792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91032                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                880473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               478714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  600665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   81991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1107313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.385468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.651696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    59.733692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       967381     87.36%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       120881     10.92%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8117      0.73%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4606      0.42%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2842      0.26%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1650      0.15%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          835      0.08%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          388      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          613      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1107313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.053527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.373350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.449547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         28113     96.21%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          385      1.32%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          425      1.45%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          165      0.56%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           65      0.22%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           22      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           24      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22778     77.96%     77.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2762      9.45%     87.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3009     10.30%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              643      2.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               56180032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30612672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                56350272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30637696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       425.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    783.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71930008500                       # Total gap between requests
system.mem_ctrls.avgGap                      52921.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     56179648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30612672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5338.500965194718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 781028919.459113359451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 425587966.195805549622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       880467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       478714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       216750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  40762351000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1771006332000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46296.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3699508.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3893856120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2069633610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3086657700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1228626180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5678044320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31941891420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        722802240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48621511590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.953090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1606870250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2401880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67921554250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4012351560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2132619225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3180927120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1268219880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5678044320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32015869440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        660504960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48948536505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        680.499504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1442644750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2401880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68085779750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    83281662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15450287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15450296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15450287                       # number of overall hits
system.cpu.icache.overall_hits::total        15450296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             92                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            92                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6781500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6781500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6781500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6781500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15450377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15450388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15450377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15450388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        75350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73711.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        75350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73711.956522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           34                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4567500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4567500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81562.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81562.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81562.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81562.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15450287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15450296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            92                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6781500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6781500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15450377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15450388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        75350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73711.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4567500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4567500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81562.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81562.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15450354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          266385.413793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30900834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30900834                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12351075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12351075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12351075                       # number of overall hits
system.cpu.dcache.overall_hits::total        12351075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1658741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1658743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1658741                       # number of overall misses
system.cpu.dcache.overall_misses::total       1658743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 126543330995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126543330995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 126543330995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126543330995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     14009816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14009818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     14009816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14009818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.118398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.118398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76288.782272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76288.690288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76288.782272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76288.690288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17489598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            399636                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              98                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.763820                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.030612                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       528824                       # number of writebacks
system.cpu.dcache.writebacks::total            528824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       359830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       359830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       359830                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       359830                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298911                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 109624115995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 109624115995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 109624115995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 109624115995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.092714                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.092714                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.092714                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092714                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84396.941742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84396.941742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84396.941742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84396.941742                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10350484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10350484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1173603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1173605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  79321580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  79321580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11524087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11524089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.101839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.101839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67588.086005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67587.970825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       359827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       359827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62887519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62887519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77278.660221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77278.660221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47221750495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47221750495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97336.738196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97336.738196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46736596995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46736596995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96337.301978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96337.301978                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926122884954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.092035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13649988                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298913                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.508778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.092035                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29318549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29318549                       # Number of data accesses

---------- End Simulation Statistics   ----------
