Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Nov 02 18:16:44 2015
| Host         : ECJ1-222-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG     |               |                  |                1 |              1 |
|  clk_7_seg/slowClk |               |                  |                3 |              7 |
|  PS2Clk_IBUF_BUFG  | kb1/BCD_8bit  |                  |                2 |              8 |
| ~PS2Clk_IBUF_BUFG  |               |                  |                9 |             19 |
|  clk_IBUF_BUFG     |               | clk_7_seg/clear  |                7 |             28 |
+--------------------+---------------+------------------+------------------+----------------+


