--------------- Build Started: 10/30/2015 14:41:02 Project: Design01, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Scott Carlson\AppData\Local\Cypress Semiconductor\PSoC Creator\3.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "\\vmware-host\Shared Folders\scottcarlson On My Mac\Code\repos\LED_controller\Design01.cydsn\Design01.cyprj" -d CY8C5868AXI-LP035 -s "\\vmware-host\Shared Folders\scottcarlson On My Mac\Code\repos\LED_controller\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Pin_5(0), Pin_6(0), Pin_7(0)
Analog Placement ...
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_690\" is connected to one terminal only. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
cyelftool.exe -C "\\vmware-host\Shared Folders\scottcarlson On My Mac\Code\repos\LED_controller\Design01.cydsn\CortexM3\ARM_GCC_484\Debug\Design01.elf" --flash_row_size 256 --flash_size 262144
cyelftool.exe -S "\\vmware-host\Shared Folders\scottcarlson On My Mac\Code\repos\LED_controller\Design01.cydsn\CortexM3\ARM_GCC_484\Debug\Design01.elf"
Flash used: 17920 of 262144 bytes (6.8 %).
SRAM used: 30077 of 65536 bytes (45.9 %). Stack: 16384 bytes. Heap: 4096 bytes.
--------------- Build Succeeded: 10/30/2015 14:46:13 ---------------
