#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon May 03 21:07:29 2021
# Process ID: 33920
# Log file: C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/OpenSSD2.vds
# Journal file: C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OpenSSD2.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config  -id {Common 17-55}  -suppress 
# create_project -in_memory -part xc7z045ffg900-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.cache/wt [current_project]
# set_property parent.project_path C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths C:/OpenSSD/IPRepo [current_project]
# add_files C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/uProgROM_v2.0.coe
# add_files C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/OpenSSD2.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/OpenSSD/IPRepo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'OpenSSD2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 306.680 ; gain = 122.230
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/SDPRAM_9A16x9B16_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_16A9024X32B4512/SDPRAM_16A9024X32B4512_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_0/OpenSSD2_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_1_0/src/SDPRAM_9A16x9B16/SDPRAM_9A16x9B16_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_1_0/src/SDPRAM_16A9024X32B4512/SDPRAM_16A9024X32B4512_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/synth/pcie_7x_0_core_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_blk_mem_gen_0_0/OpenSSD2_blk_mem_gen_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Dispatcher_uCode_0_0/OpenSSD2_Dispatcher_uCode_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DCDPRAM16x1280WC/DCDPRAM16x1280WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DCDPRAM16x1280WC/DCDPRAM16x1280WC_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_1/OpenSSD2_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s00_regslice_0/OpenSSD2_s00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s01_regslice_0/OpenSSD2_s01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_data_fifo_0/OpenSSD2_m00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_regslice_0/OpenSSD2_m00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_0/OpenSSD2_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_1/OpenSSD2_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_2/OpenSSD2_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_3/OpenSSD2_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/OpenSSD2_ooc.xdc]
# set_property is_locked true [get_files C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/OpenSSD2.bd]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file OpenSSD2.hwdef }
# synth_design -top OpenSSD2 -part xc7z045ffg900-3
Command: synth_design -top OpenSSD2 -part xc7z045ffg900-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:177]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:178]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_top with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/user_top.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in s_axi_nvme with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_nvme.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderOutputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:199]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:154]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:155]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:157]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:159]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:162]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderCommandChannel with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderCommandChannel.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderCommandChannel with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderCommandChannel.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:217]
WARNING: [Synth 8-2507] parameter declaration becomes local in Dispatcher with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:217]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:55 ; elapsed = 00:10:00 . Memory (MB): peak = 389.309 ; gain = 230.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OpenSSD2' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:12]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_clk_wiz_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_clk_wiz_0_0_clk_wiz' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_clk_wiz_0_0_clk_wiz' (3#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_clk_wiz_0_0' (4#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_blk_mem_gen_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_blk_mem_gen_0_0/synth/OpenSSD2_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_blk_mem_gen_0_0/synth/OpenSSD2_blk_mem_gen_0_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (5#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:102479]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:102540]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init' (6#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (7#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (8#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (9#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (10#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (11#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (12#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_blk_mem_gen_0_0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_blk_mem_gen_0_0/synth/OpenSSD2_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_Dispatcher_uCode_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Dispatcher_uCode_0_0/synth/OpenSSD2_Dispatcher_uCode_0_0.vhd:71]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Dispatcher_uCode_0_0/synth/OpenSSD2_Dispatcher_uCode_0_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:102479]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:102540]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96124]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (13#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_Dispatcher_uCode_0_0' (14#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Dispatcher_uCode_0_0/synth/OpenSSD2_Dispatcher_uCode_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (15#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_axi_interconnect_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1505]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_12DCAQQ' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:3664]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_12DCAQQ' (16#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:3664]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_S1U0SJ' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:4456]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_S1U0SJ' (17#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:4456]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_W195PC' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5789]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_pc_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_0/synth/OpenSSD2_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (18#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (19#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (19#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (19#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (19#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (20#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (21#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (22#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (23#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (24#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (25#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (26#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (27#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (27#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (28#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (29#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (30#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (30#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (30#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (31#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (32#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (33#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_pc_0' (34#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_0/synth/OpenSSD2_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_W195PC' (35#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5789]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_xbar_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_0/synth/OpenSSD2_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (36#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (37#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (38#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (38#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (39#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (40#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (40#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (41#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (41#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (41#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (41#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (41#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (42#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (43#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (44#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_xbar_0' (45#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_0/synth/OpenSSD2_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_axi_interconnect_0_0' (46#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1505]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_axi_interconnect_0_2' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2527]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RUHP0G' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5484]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_pc_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_2/synth/OpenSSD2_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_pc_2' (47#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_2/synth/OpenSSD2_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RUHP0G' (48#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5484]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_axi_interconnect_0_2' (49#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2527]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_axi_interconnect_0_1' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2092]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1JGQSCA' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5055]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_pc_1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_1/synth/OpenSSD2_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (50#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (51#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (52#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (53#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (54#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare' (55#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (56#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (57#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (58#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (59#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (60#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (61#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (62#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (63#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (64#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (65#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (66#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (67#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (68#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (69#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (70#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (71#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (72#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (73#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (73#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_pc_1' (74#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_1/synth/OpenSSD2_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'OpenSSD2_auto_pc_1' requires 87 connections, but only 84 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5397]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1JGQSCA' (75#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:5055]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_axi_interconnect_0_1' (76#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2092]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_NVMeHostController_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/synth/OpenSSD2_NVMeHostController_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 's_axi_nvme' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_nvme.v:6]
INFO: [Synth 8-638] synthesizing module 'user_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/user_top.v:52]
INFO: [Synth 8-638] synthesizing module 'sys_rst' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:53]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:83]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:84]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:86]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:87]
INFO: [Synth 8-256] done synthesizing module 'sys_rst' (77#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/sys_rst.v:53]
INFO: [Synth 8-638] synthesizing module 's_axi_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_top.v:53]
INFO: [Synth 8-638] synthesizing module 's_axi_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:55]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:346]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:347]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:348]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:350]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:351]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:352]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:705]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:705]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:715]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:758]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:758]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:832]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:832]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:971]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:971]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1049]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1049]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1057]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1057]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1129]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1129]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1137]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1137]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1178]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:1178]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cfg_command_reg' and it is trimmed from '16' to '11' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:444]
INFO: [Synth 8-256] done synthesizing module 's_axi_reg' (78#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_reg.v:55]
INFO: [Synth 8-638] synthesizing module 'm_axi_dma' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_dma.v:53]
INFO: [Synth 8-638] synthesizing module 'dev_rx_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:53]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:86]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:87]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:91]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:92]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:93]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:98]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:99]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:103]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:104]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:105]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (79#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO' (80#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'dev_rx_cmd_fifo' (81#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_rx_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'dev_tx_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:53]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:87]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:88]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:92]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:93]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:94]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:99]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:100]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:105]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:106]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:107]
INFO: [Synth 8-256] done synthesizing module 'dev_tx_cmd_fifo' (82#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dev_tx_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'm_axi_write' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_write.v:55]
INFO: [Synth 8-256] done synthesizing module 'm_axi_write' (83#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_write.v:55]
INFO: [Synth 8-638] synthesizing module 'm_axi_read' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_read.v:55]
INFO: [Synth 8-256] done synthesizing module 'm_axi_read' (84#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_read.v:55]
INFO: [Synth 8-256] done synthesizing module 'm_axi_dma' (85#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/m_axi_dma.v:53]
INFO: [Synth 8-256] done synthesizing module 's_axi_top' (86#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_top.v:53]
INFO: [Synth 8-638] synthesizing module 'reg_cpu_pcie_sync' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:53]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:204]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:205]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:206]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:207]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:208]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:209]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:210]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:211]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:212]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:213]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:214]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:215]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:217]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:218]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:219]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:220]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:221]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:222]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:224]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:225]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:226]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:227]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:229]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:230]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:231]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:232]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:234]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:235]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:236]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:237]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:238]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:239]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:240]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:241]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:242]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:243]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:244]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:245]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:246]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:247]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:248]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:249]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:250]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:251]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:252]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:253]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:254]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:255]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:256]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:257]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:258]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:259]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:260]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:261]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:263]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:264]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:265]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:266]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:267]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:268]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:269]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:270]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:271]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'reg_cpu_pcie_sync' (87#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/reg_cpu_pcie_sync.v:53]
INFO: [Synth 8-638] synthesizing module 'nvme_pcie' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_pcie.v:54]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (88#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-638] synthesizing module 'pcie_cntl_slave' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_slave.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_cntl_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:554]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:554]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:566]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:566]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:853]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:867]
INFO: [Synth 8-256] done synthesizing module 'pcie_cntl_reg' (89#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:55]
INFO: [Synth 8-638] synthesizing module 'pcie_cntl_rx_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_rx_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized0' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized0' (90#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized0' (90#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_cntl_rx_fifo' (91#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_rx_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_cntl_slave' (92#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_slave.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_table' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized1' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized1' (92#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized1' (92#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table.v:76]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table.v:76]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_table' (93#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_table_cid' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table_cid.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized2' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (93#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized2' (93#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_table_cid' (94#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table_cid.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_table_prp' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table_prp.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized3' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized3' (94#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_table_prp' (95#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_table_prp.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_nlb' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_nlb.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized4' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized4' (95#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_nlb.v:202]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_nlb.v:202]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_nlb' (96#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_nlb.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_slot_mgt' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_slot_mgt.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_slot_mgt.v:111]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_slot_mgt.v:111]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_slot_mgt' (97#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_slot_mgt.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_sq' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_sq_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized5' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized5' (97#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_sq_fifo' (98#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_sq_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized6' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized1' (98#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized6' (98#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_sq_cmd_fifo' (99#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_sq_rx_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_sq_rx_fifo' (100#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_sq_rx_tag' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:163]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:168]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:188]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:213]
INFO: [Synth 8-256] done synthesizing module 'pcie_sq_rx_tag' (101#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_sq_rx_tag.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_sq_arb' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:229]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:229]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:316]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_sq_arb' (102#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_arb.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_sq_req' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_req.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_sq_req' (103#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_req.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_sq_recv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:328]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:328]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_sq_recv' (104#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_sq' (105#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_cq' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_cq_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized7' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized7' (105#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_fifo.v:276]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_fifo.v:276]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_cq_fifo' (106#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_hcmd_cq_req' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:313]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:313]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:362]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:362]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_cq_req' (107#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq_req.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd_cq' (108#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_cq.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_hcmd' (109#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd.v:53]
INFO: [Synth 8-638] synthesizing module 'dma_if' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_if.v:54]
INFO: [Synth 8-638] synthesizing module 'dma_cmd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd.v:54]
INFO: [Synth 8-638] synthesizing module 'dma_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized8' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized8' (109#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'dma_cmd_fifo' (110#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_dma_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized9' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized9' (110#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_dma_cmd_fifo' (111#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'dma_done_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized10' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized10' (111#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done_fifo.v:254]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done_fifo.v:254]
INFO: [Synth 8-256] done synthesizing module 'dma_done_fifo' (112#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_prp_rx_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_prp_rx_fifo' (113#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_prp_rx_tag' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:175]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:180]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:185]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:190]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:195]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:200]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:224]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:253]
INFO: [Synth 8-256] done synthesizing module 'pcie_prp_rx_tag' (114#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_prp_rx_tag.v:54]
INFO: [Synth 8-638] synthesizing module 'dma_cmd_gen' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_gen.v:53]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_gen.v:412]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_gen.v:412]
INFO: [Synth 8-256] done synthesizing module 'dma_cmd_gen' (115#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd_gen.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_dma_cmd_gen' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_gen.v:53]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_gen.v:291]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_gen.v:291]
INFO: [Synth 8-256] done synthesizing module 'pcie_dma_cmd_gen' (116#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_gen.v:53]
INFO: [Synth 8-638] synthesizing module 'dma_done' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done.v:53]
INFO: [Synth 8-256] done synthesizing module 'dma_done' (117#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_done.v:53]
INFO: [Synth 8-256] done synthesizing module 'dma_cmd' (118#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_cmd.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_dma' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_dma.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_cmd_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_cmd_fifo' (119#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_fifo' (120#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_tag' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:183]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:188]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:193]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:198]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:198]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:203]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:208]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:208]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:218]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:218]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:275]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_tag' (121#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_tag.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_req' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_req.v:52]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_req' (122#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_req.v:52]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_dma' (123#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_dma.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_dma' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_dma.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_cmd_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_cmd_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_cmd_fifo' (124#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_cmd_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_fifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_fifo' (125#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_req' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_req.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_req' (126#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_req.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_dma' (127#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_dma.v:54]
INFO: [Synth 8-256] done synthesizing module 'dma_if' (128#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/dma_if.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_tans_if' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tans_if.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_fc_cntl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_fc_cntl.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_fc_cntl' (129#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_fc_cntl.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_recv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_recv.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_pcie_head2_reg' and it is trimmed from '32' to '16' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_recv.v:208]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_pcie_head1_reg' and it is trimmed from '32' to '16' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_recv.v:200]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_recv' (130#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_recv.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_rx_cpld_sel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_cpld_sel.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx_cpld_sel' (131#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx_cpld_sel.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_rx' (132#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_tx' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx.v:54]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_arb' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_arb.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_arb.v:261]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_arb.v:261]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_arb' (133#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_arb.v:55]
INFO: [Synth 8-638] synthesizing module 'pcie_tx_tran' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:151]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:151]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:165]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:165]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:180]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:180]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:195]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:195]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:250]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:250]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:270]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:270]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx_tran' (134#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx_tran.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_tx' (135#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tx.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_tans_if' (136#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_tans_if.v:54]
INFO: [Synth 8-638] synthesizing module 'nvme_irq' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq.v:53]
INFO: [Synth 8-638] synthesizing module 'pcie_irq_gen' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_irq_gen.v:53]
INFO: [Synth 8-256] done synthesizing module 'pcie_irq_gen' (137#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_irq_gen.v:53]
INFO: [Synth 8-638] synthesizing module 'nvme_irq_handler' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq_handler.v:53]
INFO: [Synth 8-638] synthesizing module 'nvme_cq_check' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_cq_check.v:53]
INFO: [Synth 8-256] done synthesizing module 'nvme_cq_check' (138#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_cq_check.v:53]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq_handler.v:273]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq_handler.v:273]
INFO: [Synth 8-256] done synthesizing module 'nvme_irq_handler' (139#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq_handler.v:53]
INFO: [Synth 8-256] done synthesizing module 'nvme_irq' (140#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_irq.v:53]
INFO: [Synth 8-256] done synthesizing module 'nvme_pcie' (141#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/nvme_pcie.v:54]
INFO: [Synth 8-256] done synthesizing module 'user_top' (142#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/user_top.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'm0_axi_awlock' does not match port width (2) of module 'user_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_nvme.v:255]
WARNING: [Synth 8-689] width (1) of port connection 'm0_axi_arlock' does not match port width (2) of module 'user_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_nvme.v:286]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/synth/pcie_7x_0_core_top.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie2_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie2_top.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_core_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_core_top.v:64]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_rx' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_rx_pipeline' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_rx_pipeline' (143#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_rx_null_gen' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_rx_null_gen' (144#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_rx' (145#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_tx' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_tx_pipeline' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_tx_pipeline' (146#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl.v:571]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl' (147#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_tx' (148#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_axi_basic_top' (149#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_7x' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_bram_top_7x' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_brams_7x' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_brams_7x.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_bram_7x' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_bram_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'BRAM_SDP_MACRO__parameterized11' [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized2' (149#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SDP_MACRO__parameterized11' (149#1) [C:/Xilinx/Vivado/2014.4/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:33]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_bram_7x' (150#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_brams_7x' (151#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_bram_top_7x' (152#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21379]
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (153#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21379]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_7x' (154#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_pipe_pipeline' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_pipe_misc' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_misc.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_pipe_misc' (155#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_misc.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pcie_pipe_lane' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_lane.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_pipe_lane' (156#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_lane.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_pipe_pipeline' (157#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie_top' (158#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gt_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gt_rx_valid_filter_7x' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gt_rx_valid_filter_7x' (159#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_wrapper' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_wrapper.v:156]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_clock' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (159#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (160#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_clock' (161#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_reset.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_reset' (162#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_qpll_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_reset.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_qpll_reset' (163#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_user' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_user.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_user' (164#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_rate' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_rate.v:67]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_rate.v:437]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_rate' (165#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_sync' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_sync.v:71]
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_sync' (166#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_drp' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_drp.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_drp' (167#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_pipe_eq' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_rxeq_scan' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_rxeq_scan' (168#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_rxeq_scan.v:66]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_eq.v:401]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_eq' (169#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gt_common' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_qpll_drp' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_drp.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_qpll_drp' (170#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_qpll_wrapper' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (171#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gtp_cpllpd_ovrd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gtp_cpllpd_ovrd' (172#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_qpll_wrapper' (173#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gt_common' (174#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gt_wrapper' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top_gtx_cpllpd_ovrd' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gtx_cpllpd_ovrd' (175#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (176#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gt_wrapper' (177#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pipe_wrapper' (178#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_gt_top' (179#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_core_top' (180#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_core_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top_pcie2_top' (181#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pcie2_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top' (182#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/synth/pcie_7x_0_core_top.v:57]
INFO: [Synth 8-256] done synthesizing module 's_axi_nvme' (183#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/s_axi_nvme.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'm0_axi_awlock' does not match port width (1) of module 's_axi_nvme' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/synth/OpenSSD2_NVMeHostController_0_0.v:322]
WARNING: [Synth 8-689] width (2) of port connection 'm0_axi_arlock' does not match port width (1) of module 's_axi_nvme' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/synth/OpenSSD2_NVMeHostController_0_0.v:347]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_NVMeHostController_0_0' (184#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/synth/OpenSSD2_NVMeHostController_0_0.v:56]
WARNING: [Synth 8-350] instance 'NVMeHostController_0' of module 'OpenSSD2_NVMeHostController_0_0' requires 76 connections, but only 75 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:842]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_processing_system7_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/synth/OpenSSD2_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (185#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (186#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (187#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/synth/OpenSSD2_processing_system7_0_0.v:733]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_processing_system7_0_0' (188#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/synth/OpenSSD2_processing_system7_0_0.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_ARID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1029]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_AWID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1040]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_WID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1060]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP3_ARID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1070]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP3_AWID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1081]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP3_WID' does not match port width (6) of module 'OpenSSD2_processing_system7_0_0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1101]
WARNING: [Synth 8-350] instance 'PS' of module 'OpenSSD2_processing_system7_0_0' requires 209 connections, but only 189 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:918]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_Tiger4NSC_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/synth/OpenSSD2_Tiger4NSC_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'FMCTop' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/FMCTop.v:49]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteSlaveInterface' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterface.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteSlaveInterfaceWriteChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterfaceWriteChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteSlaveInterfaceWriteChannel' (189#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterfaceWriteChannel.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteSlaveInterfaceReadChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterfaceReadChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteSlaveInterfaceReadChannel' (190#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterfaceReadChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteSlaveInterface' (191#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4LiteSlaveInterface.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4MasterInterface' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterface.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4MasterInterfaceWriteChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4CommandDivider' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:174]
INFO: [Synth 8-256] done synthesizing module 'AXI4CommandDivider' (192#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDivider.v:47]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_80x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_80x64_withCount.v:47]
INFO: [Synth 8-638] synthesizing module 'DPBSCFIFO80x64WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/synth/DPBSCFIFO80x64WC.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/synth/DPBSCFIFO80x64WC.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (192#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (192#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (192#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (193#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (194#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (195#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBSCFIFO80x64WC' (196#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/synth/DPBSCFIFO80x64WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_80x64_withCount' (197#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_80x64_withCount.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'iPushData' does not match port width (80) of module 'SCFIFO_80x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:182]
WARNING: [Synth 8-689] width (40) of port connection 'oPopData' does not match port width (80) of module 'SCFIFO_80x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:185]
INFO: [Synth 8-638] synthesizing module 'AutoFIFOPopControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-256] done synthesizing module 'AutoFIFOPopControl' (198#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4CommandDriver' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDriver.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4CommandDriver' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4CommandDriver.v:47]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_40x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_40x64_withCount.v:47]
INFO: [Synth 8-638] synthesizing module 'DPBSCFIFO40x64WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/synth/DPBSCFIFO40x64WC.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/synth/DPBSCFIFO40x64WC.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (199#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBSCFIFO40x64WC' (200#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/synth/DPBSCFIFO40x64WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_40x64_withCount' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_40x64_withCount.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'iPushData' does not match port width (40) of module 'SCFIFO_40x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:242]
WARNING: [Synth 8-689] width (16) of port connection 'oPopData' does not match port width (40) of module 'SCFIFO_40x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:245]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_64x64_withCount.v:47]
INFO: [Synth 8-638] synthesizing module 'DPBSCFIFO64x64WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/synth/DPBSCFIFO64x64WC.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/synth/DPBSCFIFO64x64WC.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized8' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (201#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBSCFIFO64x64WC' (202#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/synth/DPBSCFIFO64x64WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_64x64_withCount' (203#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_64x64_withCount.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:276]
WARNING: [Synth 8-689] width (32) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:279]
INFO: [Synth 8-638] synthesizing module 'AXI4DataDriver' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:109]
INFO: [Synth 8-256] done synthesizing module 'AXI4DataDriver' (204#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:47]
WARNING: [Synth 8-689] width (16) of port connection 'SRCLEN' does not match port width (8) of module 'AXI4DataDriver' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:307]
INFO: [Synth 8-256] done synthesizing module 'AXI4MasterInterfaceWriteChannel' (205#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceWriteChannel.v:47]
INFO: [Synth 8-638] synthesizing module 'AXI4MasterInterfaceReadChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'iPushData' does not match port width (80) of module 'SCFIFO_80x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:158]
WARNING: [Synth 8-689] width (40) of port connection 'oPopData' does not match port width (80) of module 'SCFIFO_80x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'iPushData' does not match port width (40) of module 'SCFIFO_40x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:216]
WARNING: [Synth 8-689] width (16) of port connection 'oPopData' does not match port width (40) of module 'SCFIFO_40x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:219]
WARNING: [Synth 8-689] width (32) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:250]
WARNING: [Synth 8-689] width (32) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:253]
INFO: [Synth 8-638] synthesizing module 'AXI4DataDriver__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:109]
INFO: [Synth 8-256] done synthesizing module 'AXI4DataDriver__parameterized0' (205#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4DataDriver.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4MasterInterfaceReadChannel' (206#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterfaceReadChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4MasterInterface' (207#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/AXI4MasterInterface.v:47]
INFO: [Synth 8-638] synthesizing module 'Completion' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Completion.v:47]
INFO: [Synth 8-638] synthesizing module 'CompletionCommandChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionCommandChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'CompletionCommandChannel' (208#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionCommandChannel.v:47]
INFO: [Synth 8-638] synthesizing module 'CompletionDataChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionDataChannel.v:47]
WARNING: [Synth 8-689] width (21) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionDataChannel.v:155]
WARNING: [Synth 8-689] width (21) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionDataChannel.v:158]
INFO: [Synth 8-256] done synthesizing module 'CompletionDataChannel' (209#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CompletionDataChannel.v:47]
INFO: [Synth 8-256] done synthesizing module 'Completion' (210#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Completion.v:47]
INFO: [Synth 8-638] synthesizing module 'BCHEncoderControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderControl.v:49]
WARNING: [Synth 8-689] width (18) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderControl.v:131]
WARNING: [Synth 8-689] width (18) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderControl.v:134]
INFO: [Synth 8-638] synthesizing module 'BCHEncoderCommandChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderCommandChannel.v:49]
INFO: [Synth 8-256] done synthesizing module 'BCHEncoderCommandChannel' (211#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderCommandChannel.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHEncoderDataChannel' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:49]
INFO: [Synth 8-638] synthesizing module 'CRC_Generator' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_generator.v:49]
INFO: [Synth 8-638] synthesizing module 'CRC_parallel_m_lfs_XOR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_parallel_m_lfs_XOR.v:49]
INFO: [Synth 8-638] synthesizing module 'CRC_serial_m_lfs_XOR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_serial_m_lfs_XOR.v:49]
INFO: [Synth 8-256] done synthesizing module 'CRC_serial_m_lfs_XOR' (212#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_serial_m_lfs_XOR.v:49]
INFO: [Synth 8-256] done synthesizing module 'CRC_parallel_m_lfs_XOR' (213#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_parallel_m_lfs_XOR.v:49]
INFO: [Synth 8-256] done synthesizing module 'CRC_Generator' (214#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_generator.v:49]
INFO: [Synth 8-638] synthesizing module 'EncWidthConverter32to16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter32to16.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter32to16.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter32to16.v:133]
INFO: [Synth 8-256] done synthesizing module 'EncWidthConverter32to16' (215#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter32to16.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHEncoderX' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderX.v:49]
INFO: [Synth 8-638] synthesizing module 'd_BCH_encoder_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_encoder_top.v:54]
INFO: [Synth 8-638] synthesizing module 'd_parallel_m_lfs_XOR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_parallel_m_lfs_XOR.v:54]
INFO: [Synth 8-638] synthesizing module 'd_serial_m_lfs_XOR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_serial_m_lfs_XOR.v:54]
INFO: [Synth 8-256] done synthesizing module 'd_serial_m_lfs_XOR' (216#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_serial_m_lfs_XOR.v:54]
INFO: [Synth 8-256] done synthesizing module 'd_parallel_m_lfs_XOR' (217#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_parallel_m_lfs_XOR.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_encoder_top.v:177]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_encoder_top' (218#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_encoder_top.v:54]
INFO: [Synth 8-256] done synthesizing module 'BCHEncoderX' (219#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderX.v:49]
INFO: [Synth 8-638] synthesizing module 'EncWidthConverter16to32' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter16to32.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter16to32.v:110]
INFO: [Synth 8-256] done synthesizing module 'EncWidthConverter16to32' (220#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter16to32.v:49]
WARNING: [Synth 8-689] width (33) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:465]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:468]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:264]
INFO: [Synth 8-256] done synthesizing module 'BCHEncoderDataChannel' (221#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderDataChannel.v:49]
INFO: [Synth 8-256] done synthesizing module 'BCHEncoderControl' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHEncoderControl.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHDecoderControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderControl.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHDecoderCommandReception' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:49]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_128x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_128x64_withCount.v:46]
INFO: [Synth 8-638] synthesizing module 'DPBSCFIFO128x64WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/synth/DPBSCFIFO128x64WC.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/synth/DPBSCFIFO128x64WC.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized10' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (222#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBSCFIFO128x64WC' (223#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/synth/DPBSCFIFO128x64WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_128x64_withCount' (224#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/SCFIFO_128x64_withCount.v:46]
WARNING: [Synth 8-689] width (66) of port connection 'iPushData' does not match port width (128) of module 'SCFIFO_128x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:195]
WARNING: [Synth 8-689] width (66) of port connection 'oPopData' does not match port width (128) of module 'SCFIFO_128x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:207]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:128]
INFO: [Synth 8-256] done synthesizing module 'BCHDecoderCommandReception' (225#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderCommandReception.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHDecoderInputControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:324]
INFO: [Synth 8-256] done synthesizing module 'BCHDecoderInputControl' (226#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderInputControl.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHDecoderX' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderX.v:49]
INFO: [Synth 8-638] synthesizing module 'PageDecoderTop' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/PageDecoderTop.v:54]
INFO: [Synth 8-638] synthesizing module 'DecWidthConverter32to16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DecWidthConverter32to16.v:49]
INFO: [Synth 8-256] done synthesizing module 'DecWidthConverter32to16' (227#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DecWidthConverter32to16.v:49]
INFO: [Synth 8-638] synthesizing module 'd_BCH_SC_X' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_SC_X.v:50]
INFO: [Synth 8-638] synthesizing module 'd_BCH_SC_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_SC_top.v:59]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:55]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:55]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_001' (228#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:55]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_001' (229#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:55]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:75]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:80]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_003' (230#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:80]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_003' (231#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:75]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:95]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:105]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_005' (232#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:105]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_005' (233#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:95]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:115]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:130]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_007' (234#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:130]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_007' (235#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:115]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:135]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:155]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_009' (236#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:155]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_009' (237#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:135]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:155]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:180]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_011' (238#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:180]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_011' (239#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:155]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:175]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:205]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_013' (240#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:205]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_013' (241#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:175]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_015' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:195]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_015' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:230]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_015' (242#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:230]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_015' (243#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:195]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_017' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:215]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_017' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:255]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_017' (244#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:255]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_017' (245#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:215]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_019' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:235]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_019' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:280]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_019' (246#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:280]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_019' (247#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:235]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_021' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:255]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_021' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:305]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_021' (248#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:305]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_021' (249#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:255]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_023' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:275]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_023' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:330]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_023' (250#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:330]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_023' (251#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:275]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_025' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:295]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_025' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:355]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_025' (252#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:355]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_025' (253#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:295]
INFO: [Synth 8-638] synthesizing module 'd_SC_parallel_lfs_XOR_027' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:315]
INFO: [Synth 8-638] synthesizing module 'd_SC_serial_lfs_XOR_027' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:380]
INFO: [Synth 8-256] done synthesizing module 'd_SC_serial_lfs_XOR_027' (254#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_s_lfs_XOR.v:380]
INFO: [Synth 8-256] done synthesizing module 'd_SC_parallel_lfs_XOR_027' (255#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_deviders_p_lfs_XOR.v:315]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:54]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_001' (256#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:54]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:72]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_002' (257#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:72]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:90]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_003' (258#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:90]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:108]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_004' (259#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:108]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:126]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_005' (260#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:126]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:144]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_006' (261#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:144]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:162]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_007' (262#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:162]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:180]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_008' (263#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:180]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:198]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_009' (264#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:198]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:216]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_010' (265#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:216]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:234]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_011' (266#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:234]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:252]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_012' (267#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:252]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:270]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_013' (268#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:270]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:288]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_014' (269#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:288]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_015' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:306]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_015' (270#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:306]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_016' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:324]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_016' (271#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:324]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_017' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:342]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_017' (272#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:342]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_018' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:360]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_018' (273#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:360]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_019' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:378]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_019' (274#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:378]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_020' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:396]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_020' (275#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:396]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_021' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:414]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_021' (276#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:414]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_022' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:432]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_022' (277#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:432]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_023' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:450]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_023' (278#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:450]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_024' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:468]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_024' (279#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:468]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_025' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:486]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_025' (280#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:486]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_026' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:504]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_026' (281#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:504]
INFO: [Synth 8-638] synthesizing module 'd_SC_evaluation_matrix_027' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:522]
INFO: [Synth 8-256] done synthesizing module 'd_SC_evaluation_matrix_027' (282#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_SC_evaluation_matrices.v:522]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_SC_top' (283#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_SC_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_SC_X' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_SC_X.v:50]
INFO: [Synth 8-638] synthesizing module 'd_r_message_buffer_X' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_r_message_buffer_X.v:49]
INFO: [Synth 8-638] synthesizing module 'DCDPRAM16x1280WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DCDPRAM16x1280WC/synth/DCDPRAM16x1280WC.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DCDPRAM16x1280WC/synth/DCDPRAM16x1280WC.vhd:226]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized12' (284#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'DCDPRAM16x1280WC' (285#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DCDPRAM16x1280WC/synth/DCDPRAM16x1280WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'd_r_message_buffer_X' (286#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_r_message_buffer_X.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'i_c_message_output_cmplt' does not match port width (1) of module 'd_r_message_buffer_X' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/PageDecoderTop.v:237]
INFO: [Synth 8-638] synthesizing module 'd_BCH_CS_X' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_CS_X.v:51]
INFO: [Synth 8-638] synthesizing module 'd_BCH_CS_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_top.v:61]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:70]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_001' (287#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:70]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:88]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_002' (288#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:88]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:106]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_003' (289#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:106]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:124]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_004' (290#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:124]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:142]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_005' (291#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:142]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:160]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_006' (292#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:160]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:178]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_007' (293#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:178]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:196]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_008' (294#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:196]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:214]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_009' (295#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:214]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:232]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_010' (296#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:232]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:250]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_011' (297#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:250]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:268]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_012' (298#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:268]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:286]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_013' (299#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:286]
INFO: [Synth 8-638] synthesizing module 'd_CS_shortening_matrix_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:304]
INFO: [Synth 8-256] done synthesizing module 'd_CS_shortening_matrix_alpha_to_014' (300#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:304]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:336]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_001' (301#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:336]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:354]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_002' (302#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:354]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:372]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_003' (303#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:372]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:390]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_004' (304#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:390]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:408]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_005' (305#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:408]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:426]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_006' (306#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:426]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:444]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_007' (307#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:444]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:462]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_008' (308#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:462]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:480]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_009' (309#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:480]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:498]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_010' (310#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:498]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:516]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_011' (311#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:516]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:534]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_012' (312#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:534]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:552]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_013' (313#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:552]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:570]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_001_alpha_to_014' (314#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:570]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:588]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_001' (315#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:588]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:606]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_002' (316#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:606]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:624]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_003' (317#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:624]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:642]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_004' (318#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:642]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:660]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_005' (319#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:660]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:678]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_006' (320#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:678]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:696]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_007' (321#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:696]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:714]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_008' (322#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:714]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:732]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_009' (323#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:732]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:750]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_010' (324#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:750]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:768]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_011' (325#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:768]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:786]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_012' (326#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:786]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:804]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_013' (327#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:804]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:822]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_002_alpha_to_014' (328#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:822]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:840]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_001' (329#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:840]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:858]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_002' (330#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:858]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:876]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_003' (331#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:876]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:894]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_004' (332#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:894]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:912]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_005' (333#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:912]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:930]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_006' (334#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:930]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:948]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_007' (335#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:948]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:966]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_008' (336#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:966]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:984]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_009' (337#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:984]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1002]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_010' (338#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1002]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1020]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_011' (339#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1020]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1038]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_012' (340#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1038]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1056]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_013' (341#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1056]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1074]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_003_alpha_to_014' (342#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1074]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1092]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_001' (343#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1092]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1110]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_002' (344#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1110]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1128]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_003' (345#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1128]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1146]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_004' (346#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1146]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1164]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_005' (347#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1164]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1182]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_006' (348#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1182]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1200]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_007' (349#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1200]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1218]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_008' (350#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1218]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1236]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_009' (351#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1236]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1254]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_010' (352#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1254]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1272]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_011' (353#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1272]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1290]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_012' (354#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1290]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1308]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_013' (355#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1308]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1326]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_004_alpha_to_014' (356#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1326]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1344]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_001' (357#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1344]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1362]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_002' (358#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1362]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1380]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_003' (359#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1380]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1398]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_004' (360#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1398]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1416]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_005' (361#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1416]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1434]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_006' (362#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1434]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1452]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_007' (363#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1452]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1470]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_008' (364#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1470]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1488]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_009' (365#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1488]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1506]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_010' (366#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1506]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1524]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_011' (367#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1524]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1542]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_012' (368#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1542]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1560]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_013' (369#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1560]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1578]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_005_alpha_to_014' (370#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1578]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1596]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_001' (371#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1596]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1614]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_002' (372#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1614]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1632]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_003' (373#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1632]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1650]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_004' (374#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1650]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1668]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_005' (375#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1668]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1686]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_006' (376#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1686]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1704]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_007' (377#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1704]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1722]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_008' (378#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1722]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1740]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_009' (379#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1740]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1758]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_010' (380#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1758]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1776]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_011' (381#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1776]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1794]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_012' (382#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1794]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1812]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_013' (383#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1812]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1830]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_006_alpha_to_014' (384#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1830]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1848]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_001' (385#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1848]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1866]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_002' (386#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1866]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1884]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_003' (387#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1884]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1902]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_004' (388#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1902]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1920]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_005' (389#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1920]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1938]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_006' (390#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1938]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1956]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_007' (391#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1956]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1974]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_008' (392#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1974]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1992]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_009' (393#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:1992]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2010]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_010' (394#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2010]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2028]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_011' (395#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2028]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2046]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_012' (396#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2046]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2064]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_013' (397#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2064]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2082]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_007_alpha_to_014' (398#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2082]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_001' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2100]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_001' (399#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2100]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_002' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2118]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_002' (400#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2118]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_003' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2136]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_003' (401#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2136]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_004' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2154]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_004' (402#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2154]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_005' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2172]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_005' (403#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2172]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_006' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2190]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_006' (404#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2190]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_007' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2208]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_007' (405#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2208]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_008' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2226]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_008' (406#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2226]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_009' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2244]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_009' (407#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2244]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_010' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2262]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_010' (408#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2262]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_011' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2280]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_011' (409#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2280]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_012' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2298]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_012' (410#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2298]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_013' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2316]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_013' (411#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2316]
INFO: [Synth 8-638] synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_014' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2334]
INFO: [Synth 8-256] done synthesizing module 'd_CS_evaluation_matrix_slot_008_alpha_to_014' (412#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_evaluation_matrices.v:2334]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_CS_top' (413#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_CS_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_CS_X' (414#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/d_BCH_CS_X.v:51]
INFO: [Synth 8-638] synthesizing module 'DecWidthConverter16to32' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DecWidthConverter16to32.v:49]
INFO: [Synth 8-256] done synthesizing module 'DecWidthConverter16to32' (415#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DecWidthConverter16to32.v:49]
INFO: [Synth 8-256] done synthesizing module 'PageDecoderTop' (416#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/PageDecoderTop.v:54]
INFO: [Synth 8-256] done synthesizing module 'BCHDecoderX' (417#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderX.v:49]
INFO: [Synth 8-638] synthesizing module 'BCHDecoderOutputControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:49]
INFO: [Synth 8-638] synthesizing module 'CRC_Checker' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_checker.v:49]
INFO: [Synth 8-256] done synthesizing module 'CRC_Checker' (418#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CRC_checker.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:404]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:427]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:474]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:498]
INFO: [Synth 8-256] done synthesizing module 'BCHDecoderOutputControl' (419#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderOutputControl.v:49]
WARNING: [Synth 8-689] width (33) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderControl.v:373]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderControl.v:376]
INFO: [Synth 8-256] done synthesizing module 'BCHDecoderControl' (420#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BCHDecoderControl.v:49]
INFO: [Synth 8-638] synthesizing module 'ScrambleDecoder' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:47]
INFO: [Synth 8-638] synthesizing module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/LFSR8.v:47]
INFO: [Synth 8-256] done synthesizing module 'LFSR8' (421#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/LFSR8.v:47]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:230]
INFO: [Synth 8-256] done synthesizing module 'ScrambleDecoder' (422#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleDecoder.v:47]
INFO: [Synth 8-638] synthesizing module 'ScrambleEncoder' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:47]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:230]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:230]
INFO: [Synth 8-256] done synthesizing module 'ScrambleEncoder' (423#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/ScrambleEncoder.v:47]
INFO: [Synth 8-638] synthesizing module 'Dispatcher' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:49]
INFO: [Synth 8-638] synthesizing module 'V2DatapathClockConverter32' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:47]
INFO: [Synth 8-638] synthesizing module 'DCFIFO_64x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DCFIFO_64x16_DR.v:47]
INFO: [Synth 8-638] synthesizing module 'DPBDCFIFO64x16DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/synth/DPBDCFIFO64x16DR.vhd:74]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/synth/DPBDCFIFO64x16DR.vhd:529]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (423#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (423#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (423#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (423#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (424#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (425#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (425#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (425#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (426#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (426#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (426#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized10' (427#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBDCFIFO64x16DR' (428#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/synth/DPBDCFIFO64x16DR.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'DCFIFO_64x16_DR' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DCFIFO_64x16_DR.v:47]
INFO: [Synth 8-638] synthesizing module 'DCFIFO_36x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DCFIFO_36x16_DR.v:47]
INFO: [Synth 8-638] synthesizing module 'DPBDCFIFO36x16DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/synth/DPBDCFIFO36x16DR.vhd:74]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/synth/DPBDCFIFO36x16DR.vhd:529]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized12' (429#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DPBDCFIFO36x16DR' (430#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/synth/DPBDCFIFO36x16DR.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'DCFIFO_36x16_DR' (431#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DCFIFO_36x16_DR.v:47]
WARNING: [Synth 8-689] width (33) of port connection 'iPushData' does not match port width (36) of module 'DCFIFO_36x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:254]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (36) of module 'DCFIFO_36x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:259]
WARNING: [Synth 8-689] width (33) of port connection 'iPushData' does not match port width (36) of module 'DCFIFO_36x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:282]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (36) of module 'DCFIFO_36x16_DR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:287]
INFO: [Synth 8-256] done synthesizing module 'V2DatapathClockConverter32' (432#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/V2DatapathClockConverter32.v:47]
INFO: [Synth 8-638] synthesizing module 'CommandChannelMux' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CommandChannelMux.v:47]
INFO: [Synth 8-256] done synthesizing module 'CommandChannelMux' (433#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/CommandChannelMux.v:47]
INFO: [Synth 8-638] synthesizing module 'Decoder' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Decoder.v:47]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Decoder.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'I' does not match port width (3) of module 'Decoder' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:420]
INFO: [Synth 8-638] synthesizing module 'DRSCFIFO_288x16_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DRSCFIFO_288x16_withCount.v:47]
INFO: [Synth 8-638] synthesizing module 'DRSCFIFO288x16WC' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/synth/DRSCFIFO288x16WC.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/synth/DRSCFIFO288x16WC.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized14' (434#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'DRSCFIFO288x16WC' (435#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/synth/DRSCFIFO288x16WC.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'DRSCFIFO_288x16_withCount' (436#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DRSCFIFO_288x16_withCount.v:47]
WARNING: [Synth 8-689] width (216) of port connection 'iPushData' does not match port width (288) of module 'DRSCFIFO_288x16_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:488]
WARNING: [Synth 8-689] width (216) of port connection 'oPopData' does not match port width (288) of module 'DRSCFIFO_288x16_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:501]
WARNING: [Synth 8-689] width (216) of port connection 'iPushData' does not match port width (288) of module 'DRSCFIFO_288x16_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:533]
WARNING: [Synth 8-689] width (216) of port connection 'oPopData' does not match port width (288) of module 'DRSCFIFO_288x16_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:546]
INFO: [Synth 8-638] synthesizing module 'TimeCounter' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/TimeCounter.v:47]
INFO: [Synth 8-256] done synthesizing module 'TimeCounter' (437#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/TimeCounter.v:47]
INFO: [Synth 8-638] synthesizing module 'uProgROM' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/uProgROM.v:49]
INFO: [Synth 8-638] synthesizing module 'BRAMPopControl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BRAMPopControl.v:47]
INFO: [Synth 8-256] done synthesizing module 'BRAMPopControl' (438#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/BRAMPopControl.v:47]
INFO: [Synth 8-256] done synthesizing module 'uProgROM' (439#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/uProgROM.v:49]
WARNING: [Synth 8-689] width (16) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:897]
WARNING: [Synth 8-689] width (16) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:900]
INFO: [Synth 8-638] synthesizing module 'DataDriver' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DataDriver.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DataDriver.v:111]
INFO: [Synth 8-256] done synthesizing module 'DataDriver' (440#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/DataDriver.v:47]
WARNING: [Synth 8-689] width (16) of port connection 'iPushData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:946]
WARNING: [Synth 8-689] width (16) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:949]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:649]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:789]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:843]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:855]
INFO: [Synth 8-256] done synthesizing module 'Dispatcher' (441#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/Dispatcher.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'oPCGWAddress' does not match port width (40) of module 'Dispatcher' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/FMCTop.v:713]
WARNING: [Synth 8-689] width (32) of port connection 'oPCGRAddress' does not match port width (40) of module 'Dispatcher' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/FMCTop.v:724]
INFO: [Synth 8-256] done synthesizing module 'FMCTop' (442#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/FMCTop.v:49]
WARNING: [Synth 8-689] width (256) of port connection 'oROMAddr' does not match port width (8) of module 'FMCTop' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/synth/OpenSSD2_Tiger4NSC_0_0.v:389]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_Tiger4NSC_0_0' (443#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/synth/OpenSSD2_Tiger4NSC_0_0.v:56]
WARNING: [Synth 8-350] instance 'Tiger4NSC_0' of module 'OpenSSD2_Tiger4NSC_0_0' requires 84 connections, but only 83 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1108]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_Tiger4NSC_1_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/synth/OpenSSD2_Tiger4NSC_1_0.v:56]
WARNING: [Synth 8-689] width (256) of port connection 'oROMAddr' does not match port width (8) of module 'FMCTop' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/synth/OpenSSD2_Tiger4NSC_1_0.v:389]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_Tiger4NSC_1_0' (444#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/synth/OpenSSD2_Tiger4NSC_1_0.v:56]
WARNING: [Synth 8-350] instance 'Tiger4NSC_1' of module 'OpenSSD2_Tiger4NSC_1_0' requires 84 connections, but only 83 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1192]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_Tiger4SharedKES_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4SharedKES_0_0/synth/OpenSSD2_Tiger4SharedKES_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SharedKESTop' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/SharedKESTop.v:49]
INFO: [Synth 8-638] synthesizing module 'InterChannelSyndromeBuffer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/InterChannelSyndromeBuffer.v:49]
INFO: [Synth 8-638] synthesizing module 'd_SC_KES_buffer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_SC_KES_buffer.v:49]
INFO: [Synth 8-256] done synthesizing module 'd_SC_KES_buffer' (445#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_SC_KES_buffer.v:49]
INFO: [Synth 8-638] synthesizing module 'ChannelArbiter' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/ChannelArbiter.v:50]
INFO: [Synth 8-256] done synthesizing module 'ChannelArbiter' (446#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/ChannelArbiter.v:50]
INFO: [Synth 8-256] done synthesizing module 'InterChannelSyndromeBuffer' (447#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/InterChannelSyndromeBuffer.v:49]
INFO: [Synth 8-638] synthesizing module 'd_BCH_KES_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_top.v:69]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_DC_2MAXodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_DC_2MAXodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_parallel_FFM_gate_GF12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_parallel_FFM_gate_GF12.v:62]
INFO: [Synth 8-638] synthesizing module 'd_partial_FFM_gate_6b' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_partial_FFM_gate_6b.v:54]
INFO: [Synth 8-256] done synthesizing module 'd_partial_FFM_gate_6b' (448#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_partial_FFM_gate_6b.v:54]
INFO: [Synth 8-256] done synthesizing module 'd_parallel_FFM_gate_GF12' (449#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_parallel_FFM_gate_GF12.v:62]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_DC_2MAXodr' (450#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_DC_2MAXodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_DC_NMLodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_DC_NMLodr.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_DC_NMLodr' (451#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_DC_NMLodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_ELU_eMAXodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_eMAXodr.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_ELU_eMAXodr' (452#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_eMAXodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_ELU_NMLodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_NMLodr.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_ELU_NMLodr' (453#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_NMLodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_ELU_sMINodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_sMINodr.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_ELU_sMINodr' (454#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_sMINodr.v:61]
INFO: [Synth 8-638] synthesizing module 'd_KES_PE_ELU_MINodr' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_MINodr.v:61]
INFO: [Synth 8-256] done synthesizing module 'd_KES_PE_ELU_MINodr' (455#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_PE_ELU_MINodr.v:61]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_top.v:606]
INFO: [Synth 8-256] done synthesizing module 'd_BCH_KES_top' (456#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_top.v:69]
INFO: [Synth 8-638] synthesizing module 'InterChannelELPBuffer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/InterChannelELPBuffer.v:49]
INFO: [Synth 8-638] synthesizing module 'd_KES_CS_buffer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_CS_buffer.v:50]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_CS_buffer.v:331]
INFO: [Synth 8-256] done synthesizing module 'd_KES_CS_buffer' (457#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/d_KES_CS_buffer.v:50]
INFO: [Synth 8-256] done synthesizing module 'InterChannelELPBuffer' (458#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/InterChannelELPBuffer.v:49]
INFO: [Synth 8-256] done synthesizing module 'SharedKESTop' (459#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4SharedKES_v1_0_1/c727b95e/src/SharedKESTop.v:49]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_Tiger4SharedKES_0_0' (460#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4SharedKES_0_0/synth/OpenSSD2_Tiger4SharedKES_0_0.v:56]
WARNING: [Synth 8-350] instance 'Tiger4SharedKES_0' of module 'OpenSSD2_Tiger4SharedKES_0_0' requires 42 connections, but only 30 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1276]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_V2NFC100DDR_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/synth/OpenSSD2_V2NFC100DDR_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'NFC_Toggle_Top_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NFC_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_Top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_Top.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_way_CE_timer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_way_CE_timer.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_way_CE_timer' (461#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_way_CE_timer.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_bCMD_manager' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:163]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_bCMD_manager' (462#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_manager.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_bCMD_IDLE' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_IDLE.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_bCMD_IDLE' (463#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMD_IDLE.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_MNC_getFT' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_getFT.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_getFT.v:274]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_getFT.v:465]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_MNC_getFT' (464#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_getFT.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_SCC_N_poe' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_N_poe.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_SCC_N_poe' (465#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_N_poe.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_SCC_PI_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_PI_reset.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_SCC_PI_reset' (466#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_PI_reset.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_SCC_PO_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_PO_reset.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_SCC_PO_reset' (467#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_SCC_PO_reset.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_MNC_N_init' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_N_init.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_N_init.v:215]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_MNC_N_init' (468#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_N_init.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_MNC_readST' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_readST.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_readST.v:249]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_MNC_readST' (469#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_readST.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_MNC_setFT' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_setFT.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_setFT.v:274]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_setFT.v:470]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_MNC_setFT' (470#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_setFT.v:47]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_BNC_B_erase' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_B_erase.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_BNC_B_erase' (471#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_B_erase.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_BNC_P_program' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_program.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_BNC_P_program' (472#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_program.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_BNC_P_read_DT00h' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_read_DT00h.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_BNC_P_read_DT00h' (473#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_read_DT00h.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_BNC_P_read_AW30h' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_read_AW30h.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_BNC_P_read_AW30h' (474#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_BNC_P_read_AW30h.v:48]
INFO: [Synth 8-638] synthesizing module 'NPCG_Toggle_bCMDMux' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMDMux.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_bCMDMux' (475#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_bCMDMux.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPCG_Toggle_Top' (476#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_Top.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_Top_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_POR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_POR.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_POR.v:132]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_POR' (477#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_POR.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_PIR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PIR.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PIR.v:144]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_PIR' (478#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PIR.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_PHY_B_Reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHY_B_Reset.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHY_B_Reset.v:153]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_PHY_B_Reset' (479#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHY_B_Reset.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_IDLE_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_IDLE_DDR100.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_IDLE_DDR100' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_IDLE_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_CAL_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_CAL_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'SDPRAM_9A16x9B16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/synth/SDPRAM_9A16x9B16.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/synth/SDPRAM_9A16x9B16.vhd:226]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized14' (480#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'SDPRAM_9A16x9B16' (481#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/synth/SDPRAM_9A16x9B16.vhd:73]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_CAL_DDR100.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_CAL_DDR100.v:330]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_CAL_DDR100' (482#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_CAL_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_DO_tADL_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DO_tADL_DDR100.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DO_tADL_DDR100.v:241]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_DO_tADL_DDR100' (483#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DO_tADL_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_DI_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'SDPRAM_16A9024X32B4512' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_16A9024X32B4512/synth/SDPRAM_16A9024X32B4512.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_16A9024X32B4512/synth/SDPRAM_16A9024X32B4512.vhd:226]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (483#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-256] done synthesizing module 'bindec' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15805]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (484#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized7' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized16' (485#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'SDPRAM_16A9024X32B4512' (486#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_16A9024X32B4512/synth/SDPRAM_16A9024X32B4512.vhd:73]
INFO: [Synth 8-638] synthesizing module 'c_sub' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/synth/c_sub.vhd:67]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'U0' of component 'c_addsub_v12_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/synth/c_sub.vhd:126]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_viv' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (487#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (488#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (489#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (490#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0__parameterized0' (491#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'c_sub' (492#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/c_sub/synth/c_sub.vhd:67]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:684]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:906]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_DI_DDR100' (493#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_TIMER' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_TIMER.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_TIMER.v:200]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_TIMER' (494#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_TIMER.v:47]
INFO: [Synth 8-638] synthesizing module 'NPM_Toggle_PHYOutMux' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHYOutMux.v:47]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_PHYOutMux' (495#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHYOutMux.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:496]
INFO: [Synth 8-256] done synthesizing module 'NPM_Toggle_Top_DDR100' (496#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPhy_Toggle_Top_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-638] synthesizing module 'NPhy_Toggle_Physical_Input_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Physical_Input_DDR100.v:48]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (497#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (498#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10633]
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (499#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10633]
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12123]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (500#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12123]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12860]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (501#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12860]
WARNING: [Synth 8-350] instance 'Inst_DQINFIFO4x4' of module 'IN_FIFO' requires 29 connections, but only 15 given [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Physical_Input_DDR100.v:245]
INFO: [Synth 8-256] done synthesizing module 'NPhy_Toggle_Physical_Input_DDR100' (502#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Physical_Input_DDR100.v:48]
INFO: [Synth 8-638] synthesizing module 'NPhy_Toggle_Physical_Output_DDR100' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Physical_Output_DDR100.v:48]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (503#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (503#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (503#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (503#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'NPhy_Toggle_Physical_Output_DDR100' (504#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Physical_Output_DDR100.v:48]
INFO: [Synth 8-638] synthesizing module 'NPhy_Toggle_Pinpad' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Pinpad.v:48]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12945]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (505#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12945]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (506#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (507#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17315]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (508#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17315]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (509#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'NPhy_Toggle_Pinpad' (510#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Pinpad.v:48]
INFO: [Synth 8-256] done synthesizing module 'NPhy_Toggle_Top_DDR100' (511#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPhy_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-256] done synthesizing module 'NFC_Toggle_Top_DDR100' (512#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NFC_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_V2NFC100DDR_0_0' (513#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/synth/OpenSSD2_V2NFC100DDR_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_V2NFC100DDR_1_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_1_0/synth/OpenSSD2_V2NFC100DDR_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_V2NFC100DDR_1_0' (514#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_1_0/synth/OpenSSD2_V2NFC100DDR_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (515#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_axi_interconnect_0_3' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2842]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GJ2UD0' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:3810]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_pc_3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_3/synth/OpenSSD2_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (515#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_pc_3' (516#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_pc_3/synth/OpenSSD2_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_m00_data_fifo_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_data_fifo_0/synth/OpenSSD2_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (516#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (516#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (516#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (516#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (517#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (517#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (517#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (517#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (518#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (518#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (518#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (518#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (518#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized18' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized7' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized7' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized18' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized20' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized9' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized20' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized15' (519#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (520#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_m00_data_fifo_0' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_data_fifo_0/synth/OpenSSD2_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_m00_regslice_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_regslice_0/synth/OpenSSD2_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (521#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_m00_regslice_0' (522#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_m00_regslice_0/synth/OpenSSD2_m00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GJ2UD0' (523#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:3810]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1I0LFG6' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:4602]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_us_cc_df_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/synth/OpenSSD2_auto_us_cc_df_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (523#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized21' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized9' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized10' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized9' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized10' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized10' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized21' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized16' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized10' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized17' (524#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:454]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1252]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized18' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized11' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized11' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized18' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer_pktfifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:55]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized4' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized4' (525#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized19' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized12' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized12' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized19' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized20' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized13' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized13' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized20' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized21' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized14' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized14' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized21' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized22' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized15' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized1' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized2' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized15' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized22' (525#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:548]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:708]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:906]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1003]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1049]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:755]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:952]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer_pktfifo' (526#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:55]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (527#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (528#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_us_cc_df_0' (529#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/synth/OpenSSD2_auto_us_cc_df_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'OpenSSD2_auto_us_cc_df_0' requires 74 connections, but only 72 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:4907]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_s00_regslice_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s00_regslice_0/synth/OpenSSD2_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (529#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (529#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_s00_regslice_0' (530#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s00_regslice_0/synth/OpenSSD2_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1I0LFG6' (531#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:4602]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_CRGJ2V' [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:6094]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_auto_us_cc_df_1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/synth/OpenSSD2_auto_us_cc_df_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_auto_us_cc_df_1' (532#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/synth/OpenSSD2_auto_us_cc_df_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'OpenSSD2_auto_us_cc_df_1' requires 74 connections, but only 72 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:6399]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_s01_regslice_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s01_regslice_0/synth/OpenSSD2_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_s01_regslice_0' (533#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_s01_regslice_0/synth/OpenSSD2_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_CRGJ2V' (534#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:6094]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_xbar_1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_1/synth/OpenSSD2_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (534#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (534#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (534#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (535#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (536#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (537#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (538#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (538#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (538#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (538#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (539#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (540#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (541#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (542#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (542#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (543#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (543#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_xbar_1' (544#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_xbar_1/synth/OpenSSD2_xbar_1.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'OpenSSD2_xbar_1' requires 78 connections, but only 76 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:3585]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_axi_interconnect_0_3' (545#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:2842]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_proc_sys_reset_0_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/synth/OpenSSD2_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/synth/OpenSSD2_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (546#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (547#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (548#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (549#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (550#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (551#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_proc_sys_reset_0_0' (552#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/synth/OpenSSD2_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'OpenSSD2_proc_sys_reset_0_0' requires 10 connections, but only 8 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1478]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_proc_sys_reset_2_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/synth/OpenSSD2_proc_sys_reset_2_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/synth/OpenSSD2_proc_sys_reset_2_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_proc_sys_reset_2_0' (553#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/synth/OpenSSD2_proc_sys_reset_2_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'OpenSSD2_proc_sys_reset_2_0' requires 10 connections, but only 7 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1487]
INFO: [Synth 8-638] synthesizing module 'OpenSSD2_proc_sys_reset_3_0' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/synth/OpenSSD2_proc_sys_reset_3_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/synth/OpenSSD2_proc_sys_reset_3_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2_proc_sys_reset_3_0' (554#1) [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/synth/OpenSSD2_proc_sys_reset_3_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'OpenSSD2_proc_sys_reset_3_0' requires 10 connections, but only 7 given [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:1495]
WARNING: [Synth 8-3848] Net O_DEBUG in module/entity OpenSSD2 does not have driver. [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:93]
INFO: [Synth 8-256] done synthesizing module 'OpenSSD2' (555#1) [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:12]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[31]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[30]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[29]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[28]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[27]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[26]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[25]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[24]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[23]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[22]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[21]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[20]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[19]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[18]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[17]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[16]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[15]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[14]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[13]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[12]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[11]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[10]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[9]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[8]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[7]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[6]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[5]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[4]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[3]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[2]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[1]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:58 ; elapsed = 00:18:18 . Memory (MB): peak = 968.500 ; gain = 809.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183521]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_V2NFC100DDR_0_0/src/SDPRAM_9A16x9B16/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:18:02 ; elapsed = 00:18:22 . Memory (MB): peak = 968.500 ; gain = 809.266
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc] for cell 'PS/inst'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc] for cell 'PS/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_board.xdc] for cell 'proc_sys_reset_2'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_board.xdc] for cell 'proc_sys_reset_2'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0.xdc] for cell 'proc_sys_reset_2'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0.xdc] for cell 'proc_sys_reset_2'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_board.xdc] for cell 'proc_sys_reset_3'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_board.xdc] for cell 'proc_sys_reset_3'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0.xdc] for cell 'proc_sys_reset_3'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0.xdc] for cell 'proc_sys_reset_3'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_board.xdc] for cell 'CH0MMCMC1H200/inst'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_board.xdc] for cell 'CH0MMCMC1H200/inst'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.xdc] for cell 'CH0MMCMC1H200/inst'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.xdc] for cell 'CH0MMCMC1H200/inst'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc] for cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc:126]
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc] for cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_us_cc_df/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OpenSSD2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OpenSSD2_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  FDR => FDRE: 36 instances
  IBUFG => IBUF: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS, OBUFTDS, INV): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1690.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:51 ; elapsed = 00:19:10 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:18:51 ; elapsed = 00:19:10 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PS. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/substracter15. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/substracter15. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for GPIC0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for GPIC0/xbar. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for proc_sys_reset_2. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for proc_sys_reset_3. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for V2NFC100DDR_1. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for CH0MMCMC1H200. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for HPIC3. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for NVMeHostController_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for NVMeHostController_0/inst/pcie_7x_0_core_top_inst0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for GPIC1. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for Dispatcher_uCode_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for Dispatcher_uCode_1. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/Inst_DCDPRAM. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/Inst_DCDPRAM. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for Tiger4SharedKES_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 128).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/xbar. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/m00_data_fifo. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 143).
Applied set_property DONT_TOUCH = true for GPIC0/s00_couplers/auto_pc. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property DONT_TOUCH = true for HPIC3/s00_couplers/auto_pc. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 149).
Applied set_property DONT_TOUCH = true for GPIC1/s00_couplers/auto_pc. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 152).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_pc. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/auto_us_cc_df. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_us_cc_df. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 161).
Applied set_property DONT_TOUCH = true for PS/inst. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 164).
Applied set_property DONT_TOUCH = true for CH0MMCMC1H200/inst. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property DONT_TOUCH = true for NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 209).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 218).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 218).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 218).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 218).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 223).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 223).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 223).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 223).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 231).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 231).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 231).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 231).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 239).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 239).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 239).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 239).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 249).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 249).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 249).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 249).
Applied set_property DONT_TOUCH = true for Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 254).
Applied set_property DONT_TOUCH = true for Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 254).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/auto_us_cc_df/inst. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 324).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_us_cc_df/inst. (constraint file  C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/synth_1/dont_touch.xdc, line 329).
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:18:53 ; elapsed = 00:19:12 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'sys_rst'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_wr_state_reg' in module 's_axi_reg'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_rd_state_reg' in module 's_axi_reg'
ROM "r_s_axi_awready" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_wready" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_bvalid" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_arready" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_rvalid" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cq_wr1_en" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_awaddr" won't be mapped to RAM because it is too sparse.
ROM "r_irq_mask" won't be mapped to RAM because it is too sparse.
ROM "r_sq_valid" won't be mapped to RAM because it is too sparse.
ROM "r_cq_valid" won't be mapped to RAM because it is too sparse.
ROM "r_nvme_csts_shst" won't be mapped to RAM because it is too sparse.
ROM "r_cpl_cid" won't be mapped to RAM because it is too sparse.
ROM "r_cpl_specific" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_slot_tag" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_dev_addr" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_pcie_addr" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_araddr" won't be mapped to RAM because it is too sparse.
ROM "r_rdata" won't be mapped to RAM because it is too sparse.
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_aw_state_reg' in module 'm_axi_write'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_w_state_reg' in module 'm_axi_write'
ROM "r_m_axi_awvalid" won't be mapped to RAM because it is too sparse.
ROM "r_m_axi_wdata_sel" won't be mapped to RAM because it is too sparse.
ROM "r_m_axi_wlast" won't be mapped to RAM because it is too sparse.
ROM "r_m_axi_wvalid" won't be mapped to RAM because it is too sparse.
ROM "r_dev_rx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_axi_wr_req" won't be mapped to RAM because it is too sparse.
ROM "r_axi_aw_req" won't be mapped to RAM because it is too sparse.
ROM "r_dma_rx_done_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_axi_wr_rdy" won't be mapped to RAM because it is too sparse.
ROM "next_aw_state" won't be mapped to RAM because it is too sparse.
ROM "next_aw_state" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "r_dev_dma_orig_len" won't be mapped to RAM because it is too sparse.
ROM "r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_m_axi_awlen" won't be mapped to RAM because it is too sparse.
ROM "r_aw_delay" won't be mapped to RAM because it is too sparse.
ROM "next_w_state" won't be mapped to RAM because it is too sparse.
ROM "next_w_state" won't be mapped to RAM because it is too sparse.
ROM "next_w_state" won't be mapped to RAM because it is too sparse.
ROM "r_wr_data_cnt" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rx_fifo_rd_data_d1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'm_axi_read'
ROM "r_m_axi_arvalid" won't be mapped to RAM because it is too sparse.
ROM "r_dev_tx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tx_fifo_alloc_en" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_m_axi_arlen" won't be mapped to RAM because it is too sparse.
ROM "r_ar_delay" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mreq_head_len_reg' and it is trimmed from '10' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mreq_head_fmt_reg' and it is trimmed from '3' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_pcie_head2_reg' and it is trimmed from '32' to '13' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_cntl_reg.v:387]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_cntl_reg'
ROM "r_mreq_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_tx_cpld_req" won't be mapped to RAM because it is too sparse.
ROM "r_mreq_head_fmt" won't be mapped to RAM because it is too sparse.
ROM "r_mreq_addr" won't be mapped to RAM because it is too sparse.
ROM "r_lbytes_en" won't be mapped to RAM because it is too sparse.
ROM "r_rd_data" won't be mapped to RAM because it is too sparse.
ROM "r_cc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_aqa_asqs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_asq_asqb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_asq_asqb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_acq_acqb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_acq_acqb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_reg_sq0tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq1tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq2tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq3tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq4tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq5tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq6tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq7tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq8tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq0hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq1hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq2hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq3hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq4hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq5hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq6hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq7hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq8hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_hcmd_slot_mgt'
ROM "r_slot_rdy" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_hcmd_sq_arb'
ROM "r_arb_sq_rdy" won't be mapped to RAM because it is too sparse.
ROM "r_sq_entry_valid" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_pcie_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_hcmd_sq_req'
ROM "r_sq_hcmd_ack" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_sq_cmd_fifo_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_pcie_tag_update" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_hcmd_prp2_reg' and it is trimmed from '62' to '34' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_hcmd_prp1_reg' and it is trimmed from '62' to '34' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_hcmd_sq_recv.v:194]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_hcmd_sq_recv'
ROM "r_pcie_sq_cmd_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_pcie_sq_rx_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_hcmd_table_addr" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cid_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_sel" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb_wr0_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp1" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp2" won't be mapped to RAM because it is too sparse.
ROM "r_sq_valid_entry" won't be mapped to RAM because it is too sparse.
ROM "r_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_hcmd_cq_req'
ROM "r_hcmd_cq_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_slot_free_en" won't be mapped to RAM because it is too sparse.
ROM "r_tx_cq_mwr_req" won't be mapped to RAM because it is too sparse.
ROM "r_cql_type" won't be mapped to RAM because it is too sparse.
ROM "r_cpl_status" won't be mapped to RAM because it is too sparse.
ROM "r_cpl_cid" won't be mapped to RAM because it is too sparse.
ROM "r_cpl_specific" won't be mapped to RAM because it is too sparse.
ROM "r_sq_is_valid" won't be mapped to RAM because it is too sparse.
ROM "r_cq_is_valid" won't be mapped to RAM because it is too sparse.
ROM "r_tx_cq_mwr_addr" won't be mapped to RAM because it is too sparse.
ROM "r_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_wr_data_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_dma_cmd_wr_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_fifo_wr_addr" won't be mapped to RAM because it is too sparse.
ROM "r_rear_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'dma_cmd_gen'
ROM "r_dma_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_rd_sel" won't be mapped to RAM because it is too sparse.
ROM "r_dev_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "r_prp_pcie_alloc" won't be mapped to RAM because it is too sparse.
ROM "r_mrd_tag_update" won't be mapped to RAM because it is too sparse.
ROM "r_2st_valid" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rcb_cross" won't be mapped to RAM because it is too sparse.
ROM "r_dev_addr" won't be mapped to RAM because it is too sparse.
ROM "r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_slot_tag" won't be mapped to RAM because it is too sparse.
ROM "r_4k_offset" won't be mapped to RAM because it is too sparse.
ROM "r_1st_4b_len" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_2" won't be mapped to RAM because it is too sparse.
ROM "r_prp_4b_offset" won't be mapped to RAM because it is too sparse.
ROM "r_prp_offset_is_0" won't be mapped to RAM because it is too sparse.
ROM "r_tx_prp_mrd_addr" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_prp_1_reg' and it is trimmed from '62' to '34' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/NVMeHostController_v2_0_0/ba7abda2/src/pcie_dma_cmd_gen.v:250]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_dma_cmd_gen'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_prp_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_prp_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rcb_cross" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'dma_done'
ROM "r_dma_done_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb_wr1_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cq_wr0_en" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_hcmd_data_len" won't be mapped to RAM because it is too sparse.
ROM "r_nlb_wr_delay" won't be mapped to RAM because it is too sparse.
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_fifo_wr_addr" won't be mapped to RAM because it is too sparse.
ROM "r_rear_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_rx_req'
ROM "r_pcie_rx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tag_alloc" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rx_tag_update" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rx_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rx_cur_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_pcie_rx_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rx_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_mrd_delay" won't be mapped to RAM because it is too sparse.
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_tx_req'
ROM "r_pcie_tx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tx_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM "r_dma_tx_done_wr_en" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tx_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_orig_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tx_cur_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_pcie_tx_cur_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_tx_cur_len" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_rx_recv'
ROM "r_rx_straddled_hold" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_rx_straddled" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_tx_tran'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_m_axis_tx_tuser" won't be mapped to RAM because it is too sparse.
ROM "r_m_axis_tx_tvalid" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_tx_pcie_data_cnt" won't be mapped to RAM because it is too sparse.
ROM "r_tx_mwr_data_d1" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'pcie_irq_gen'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_cfg_interrupt_assert" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_irq_done" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_irq_vector" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'nvme_cq_check'
ROM "r_cq_msi_irq_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_irq_timer" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'nvme_irq_handler'
ROM "r_pcie_legacy_irq_set" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_msi_irq_set" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_legacy_irq_timer" won't be mapped to RAM because it is too sparse.
ROM "r_cq_msi_irq_sel" won't be mapped to RAM because it is too sparse.
ROM "null_is_eof" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_core_top_pipe_reset'
ROM "userrdy" won't be mapped to RAM because it is too sparse.
ROM "gtreset" won't be mapped to RAM because it is too sparse.
ROM "cpllpd" won't be mapped to RAM because it is too sparse.
ROM "cpllreset" won't be mapped to RAM because it is too sparse.
ROM "dclk_rst_reg1" won't be mapped to RAM because it is too sparse.
ROM "fsm0" won't be mapped to RAM because it is too sparse.
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_core_top_qpll_reset'
ROM "qpllpd" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "ovrd" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_pipe_rate.v:416]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_core_top_pipe_rate'
ROM "sysclksel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rate" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "cpllpd" won't be mapped to RAM because it is too sparse.
ROM "cpllreset" won't be mapped to RAM because it is too sparse.
ROM "txpmareset" won't be mapped to RAM because it is too sparse.
ROM "sysclksel" won't be mapped to RAM because it is too sparse.
ROM "pclk_sel" won't be mapped to RAM because it is too sparse.
ROM "gen3" won't be mapped to RAM because it is too sparse.
ROM "drp_start" won't be mapped to RAM because it is too sparse.
ROM "drp_x16x20_mode" won't be mapped to RAM because it is too sparse.
ROM "drp_x16" won't be mapped to RAM because it is too sparse.
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_0_core_top_pipe_sync'
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_tx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_tx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_tx_drive_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_core_top_rxeq_scan'
ROM "lffs_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm0" won't be mapped to RAM because address size (22) is larger than maximum supported(18) 
ROM "fsm0" won't be mapped to RAM because address size (22) is larger than maximum supported(18) 
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_0_core_top_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_0_core_top_pipe_eq'
ROM "rxeq_lf0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "txeq_preset" won't be mapped to RAM because it is too sparse.
ROM "txeq_done" won't be mapped to RAM because it is too sparse.
ROM "fsm_tx" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rxeq_preset_valid" won't be mapped to RAM because it is too sparse.
ROM "rxeq_lffs_sel" won't be mapped to RAM because it is too sparse.
ROM "fsm_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fsm_rx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fsm_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fsm_rx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_core_top_qpll_drp'
ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "mode" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_core_top_gt_rx_valid_filter_7x'
ROM "reg_state_eios_det" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_core_top.v:1073]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top_core_top.v:1083]
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rCmdChNextState" won't be mapped to RAM because it is too sparse.
ROM "rOpcode" won't be mapped to RAM because it is too sparse.
ROM "rDataChNextState" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'CRC_Generator'
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message" won't be mapped to RAM because it is too sparse.
ROM "r_crc_available" won't be mapped to RAM because it is too sparse.
ROM "r_parity_out_complete0" won't be mapped to RAM because it is too sparse.
ROM "rConverterReady" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rShiftRegister" won't be mapped to RAM because it is too sparse.
ROM "rConvertedDataValid" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_encoder_top'
ROM "o_message_ready" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message_b" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rInputRegister" won't be mapped to RAM because it is too sparse.
ROM "rConvertedDataValid" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'BCHEncoderDataChannel'
ROM "wCRCEncEnable" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rGoalLoopCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rUpConvertedDataLast" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rCurLoopCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'BCHDecoderInputControl'
ROM "rCurLoopCount" won't be mapped to RAM because it is too sparse.
ROM "rGoalLoopCount" won't be mapped to RAM because it is too sparse.
ROM "rIndeMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'DecWidthConverter32to16'
ROM "rConverterReady" won't be mapped to RAM because it is too sparse.
ROM "rShiftRegister" won't be mapped to RAM because it is too sparse.
ROM "rConvertedDataValid" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_SC_top'
ROM "o_code_ready" won't be mapped to RAM because it is too sparse.
ROM "r_code_b" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "o_BRAM_write_enable" won't be mapped to RAM because it is too sparse.
ROM "r_chunk_number" won't be mapped to RAM because it is too sparse.
ROM "o_error_detected" won't be mapped to RAM because it is too sparse.
ROM "o_chunk_number" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_CS_top'
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse.
ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse.
ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'DecWidthConverter16to32'
ROM "rInputRegister" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rConvertedDataValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'CRC_Checker'
ROM "r_counter" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'BCHDecoderOutputControl'
ROM "rGoalLoopCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rGoalLoopCount" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rDstLength" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rCrcCheckBit" won't be mapped to RAM because it is too sparse.
ROM "rChunkErrorCount" won't be mapped to RAM because it is too sparse.
ROM "rChunkErrorCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rOutMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'ScrambleDecoder'
ROM "rDstCValid" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'ScrambleEncoder'
ROM "rDstCValid" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'Dispatcher__xdcDup__1'
ROM "rUProgramSelect" won't be mapped to RAM because it is too sparse.
ROM "rRowAddress" won't be mapped to RAM because it is too sparse.
ROM "rColAddress" won't be mapped to RAM because it is too sparse.
ROM "rUserData" won't be mapped to RAM because it is too sparse.
ROM "rDataAddress" won't be mapped to RAM because it is too sparse.
ROM "rSpareAddress" won't be mapped to RAM because it is too sparse.
ROM "rErrCntAddress" won't be mapped to RAM because it is too sparse.
ROM "rCmpltAddress" won't be mapped to RAM because it is too sparse.
ROM "rWaySelection" won't be mapped to RAM because it is too sparse.
ROM "rPipeliningMode" won't be mapped to RAM because it is too sparse.
ROM "rReadDataOut" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'Dispatcher'
ROM "rUProgramSelect" won't be mapped to RAM because it is too sparse.
ROM "rRowAddress" won't be mapped to RAM because it is too sparse.
ROM "rColAddress" won't be mapped to RAM because it is too sparse.
ROM "rUserData" won't be mapped to RAM because it is too sparse.
ROM "rDataAddress" won't be mapped to RAM because it is too sparse.
ROM "rSpareAddress" won't be mapped to RAM because it is too sparse.
ROM "rErrCntAddress" won't be mapped to RAM because it is too sparse.
ROM "rCmpltAddress" won't be mapped to RAM because it is too sparse.
ROM "rWaySelection" won't be mapped to RAM because it is too sparse.
ROM "rPipeliningMode" won't be mapped to RAM because it is too sparse.
ROM "rReadDataOut" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'ChannelArbiter'
ROM "rChannelNumber" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rChannelNumber" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rChannelNumber" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rChannelNumber" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_SC_KES_buffer'
ROM "o_exe_kes" won't be mapped to RAM because it is too sparse.
ROM "r_data_fowarding" won't be mapped to RAM because it is too sparse.
ROM "o_chunk_number" won't be mapped to RAM because it is too sparse.
ROM "r_count" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "r_nxt_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "r_nxt_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "r_nxt_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_KES_top'
ROM "o_kes_sequence_end" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_RESET_kes_sequence" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_data_fowarding" won't be mapped to RAM because it is too sparse.
ROM "o_channel_sel" won't be mapped to RAM because it is too sparse.
ROM "o_error_count" won't be mapped to RAM because it is too sparse.
ROM "r_buf_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "o_exe_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "o_kes_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMNG_cur_state_reg' in module 'NPCG_Toggle_bCMD_manager'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rCMDBlocking" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'rReadValid_reg' into 'rReadLast_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPCG_Toggle_MNC_getFT.v:459]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_gFT_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
ROM "rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "rReadData" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_N_i_cur_state_reg' in module 'NPCG_Toggle_MNC_N_init'
ROM "rCMDReady" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_rST_cur_state_reg' in module 'NPCG_Toggle_MNC_readST'
ROM "rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "rPM_PCommandOption" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_sFT_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
ROM "rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "rWriteReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_B_erase'
ROM "rNumOfData" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMCommandOrAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_program'
ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMCommandOrAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_read_DT00h'
ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMCommandOrAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_read_AW30h'
ROM "rNumOfData" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPMCommandOrAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rNextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPOR_cur_state_reg' in module 'NPM_Toggle_POR'
ROM "rReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPIR_cur_state_reg' in module 'NPM_Toggle_PIR'
ROM "rReady" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'rPI_BUFF_WE_reg' into 'rPI_BUFF_RE_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHY_B_Reset.v:149]
INFO: [Synth 8-4471] merging register 'rDQSOutEnable_reg' into 'rPI_BUFF_Reset_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_PHY_B_Reset.v:151]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPBR_cur_state_reg' in module 'NPM_Toggle_PHY_B_Reset'
ROM "rReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'rDQSOutEnable_reg' into 'rDQOutEnable_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_CAL_DDR100.v:327]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCPT_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rLCH_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
ROM "rCABufferWEnable" won't be mapped to RAM because it is too sparse.
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'rDTO_cur_state_reg' in module 'NPM_Toggle_DO_tADL_DDR100'
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rDTO_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDTO_nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'rPI_ValidFlag_b_4_reg[3:0]' into 'rPI_ValidFlag_b_3_reg[3:0]' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:277]
INFO: [Synth 8-4471] merging register 'rPO_AddressLatchEnable_reg[3:0]' into 'rPO_WriteEnable_reg[3:0]' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:440]
INFO: [Synth 8-4471] merging register 'rPO_CommandLatchEnable_reg[3:0]' into 'rPO_WriteEnable_reg[3:0]' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:441]
INFO: [Synth 8-4471] merging register 'rDQOutEnable_reg' into 'rDQSOutEnable_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/V2NFC100DDR_v1_0_0/81152d2e/src/NPM_Toggle_DI_DDR100.v:444]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rREC_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rDQI_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rDQO_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse.
ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReadValid" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTIM_cur_state_reg' in module 'NPM_Toggle_TIMER'
ROM "rReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rNumOfCommand" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rPCommand" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rCEHold" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rCEHold_PO_ChipEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rPCommand" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rCEHold" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rCEHold_PO_ChipEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1219]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo'
ROM "si_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "si_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mi_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_core_top_pipe_reset'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie_7x_0_core_top_qpll_reset'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_core_top_rxeq_scan'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_core_top_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'sequential' in module 'pcie_7x_0_core_top_pipe_eq'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
WARNING: [Synth 8-327] inferring latch for variable 'rNextState_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter32to16.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'rNextState_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/ENCLab/Tiger4NSC_v1_2_5/ab882192/src/EncWidthConverter16to32.v:112]
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'sequential' in module 'BCHEncoderDataChannel'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'ScrambleDecoder'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'ScrambleEncoder'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'sequential' in module 'Dispatcher__xdcDup__1'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'sequential' in module 'Dispatcher'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_B_erase'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'sequential' in module 'NPCG_Toggle_BNC_P_program'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'sequential' in module 'NPCG_Toggle_BNC_P_read_DT00h'
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_P_read_AW30h'
INFO: [Synth 8-3354] encoded FSM with state register 'rDTO_cur_state_reg' using encoding 'one-hot' in module 'NPM_Toggle_DO_tADL_DDR100'
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_w_upsizer_pktfifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net O_DEBUG in module/entity OpenSSD2 does not have driver. [C:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/hdl/OpenSSD2.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:19:10 ; elapsed = 00:19:31 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |user_top                               |           1|     42835|
|2     |pcie_7x_0_core_top                     |           1|     31991|
|3     |BCHDecoderX                            |           2|     34915|
|4     |BCHDecoderControl__xdcDup__1__GC0      |           1|     11999|
|5     |FMCTop__xdcDup__1__GC0                 |           1|     17064|
|6     |BCHDecoderControl__GC0                 |           1|     11999|
|7     |FMCTop__GC0                            |           1|     17064|
|8     |NPhy_Toggle_Physical_Input_DDR100__GC0 |           1|       192|
|9     |NPhy_Toggle_Top_DDR100__GC0            |           1|        44|
|10    |NFC_Toggle_Top_DDR100__xdcDup__1__GC0  |           1|     12864|
|11    |NFC_Toggle_Top_DDR100__GC0             |           1|     12864|
|12    |OpenSSD2__GCB0                         |           1|     36772|
|13    |OpenSSD2__GCB1                         |           1|     27149|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:19:13 ; elapsed = 00:19:33 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "r_rear_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_front_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_rear_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rReadDataOut" won't be mapped to RAM because it is too sparse.
ROM "rUProgramSelect" won't be mapped to RAM because it is too sparse.
ROM "rRowAddress" won't be mapped to RAM because it is too sparse.
ROM "rUserData" won't be mapped to RAM because it is too sparse.
ROM "rDataAddress" won't be mapped to RAM because it is too sparse.
ROM "rSpareAddress" won't be mapped to RAM because it is too sparse.
ROM "rErrCntAddress" won't be mapped to RAM because it is too sparse.
ROM "rCmpltAddress" won't be mapped to RAM because it is too sparse.
ROM "rWaySelection" won't be mapped to RAM because it is too sparse.
ROM "rColAddress" won't be mapped to RAM because it is too sparse.
ROM "rPipeliningMode" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rReadDataOut" won't be mapped to RAM because it is too sparse.
ROM "rUProgramSelect" won't be mapped to RAM because it is too sparse.
ROM "rRowAddress" won't be mapped to RAM because it is too sparse.
ROM "rUserData" won't be mapped to RAM because it is too sparse.
ROM "rDataAddress" won't be mapped to RAM because it is too sparse.
ROM "rSpareAddress" won't be mapped to RAM because it is too sparse.
ROM "rErrCntAddress" won't be mapped to RAM because it is too sparse.
ROM "rCmpltAddress" won't be mapped to RAM because it is too sparse.
ROM "rWaySelection" won't be mapped to RAM because it is too sparse.
ROM "rColAddress" won't be mapped to RAM because it is too sparse.
ROM "rPipeliningMode" won't be mapped to RAM because it is too sparse.
ROM "rNextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[0].Inst_PageDecoderCSBuffer/o_exe_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[0].Inst_PageDecoderCSBuffer/o_kes_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[1].Inst_PageDecoderCSBuffer/o_exe_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[1].Inst_PageDecoderCSBuffer/o_kes_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[2].Inst_PageDecoderCSBuffer/o_exe_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[2].Inst_PageDecoderCSBuffer/o_kes_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[3].Inst_PageDecoderCSBuffer/o_exe_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "genblk1[3].Inst_PageDecoderCSBuffer/o_kes_sequence_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_cq_valid" won't be mapped to RAM because it is too sparse.
ROM "r_sq_valid" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_awaddr" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_awready" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_wready" won't be mapped to RAM because it is too sparse.
ROM "r_s_axi_bvalid" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cq_wr1_en" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_mreq_head_fmt" won't be mapped to RAM because it is too sparse.
ROM "r_mreq_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_tx_cpld_req" won't be mapped to RAM because it is too sparse.
ROM "r_rd_data" won't be mapped to RAM because it is too sparse.
ROM "r_mreq_addr" won't be mapped to RAM because it is too sparse.
ROM "r_lbytes_en" won't be mapped to RAM because it is too sparse.
ROM "r_reg_sq0tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq0hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq1tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq1hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq2tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq2hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq3tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq3hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq4tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq4hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq5tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq5hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq6tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq6hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq7tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq7hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_sq8tdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "r_reg_cq8hdbl" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_pcie_sq_cmd_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_pcie_sq_rx_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_hcmd_table_addr" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cid_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_sel" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp2" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp1" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb_wr0_en" won't be mapped to RAM because it is too sparse.
ROM "r_sq_valid_entry" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cql_type" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_sq_is_valid" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cpl_cid" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cq_is_valid" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_hcmd_cq_rd_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_tx_cq_mwr_addr" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_hcmd_slot_free_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_tx_cq_mwr_req" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cpl_specific" won't be mapped to RAM because it is too sparse.
ROM "pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cpl_status" won't be mapped to RAM because it is too sparse.
ROM "r_wr_data_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_dev_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_slot_tag" won't be mapped to RAM because it is too sparse.
ROM "r_2st_valid" won't be mapped to RAM because it is too sparse.
ROM "r_prp_offset_is_0" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb" won't be mapped to RAM because it is too sparse.
ROM "r_4k_offset" won't be mapped to RAM because it is too sparse.
ROM "r_prp_4b_offset" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_2" won't be mapped to RAM because it is too sparse.
ROM "r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_rd_sel" won't be mapped to RAM because it is too sparse.
ROM "r_dev_addr" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_en" won't be mapped to RAM because it is too sparse.
ROM "r_1st_4b_len" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rcb_cross" won't be mapped to RAM because it is too sparse.
ROM "r_tx_prp_mrd_addr" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "r_prp_pcie_alloc" won't be mapped to RAM because it is too sparse.
ROM "r_mrd_tag_update" won't be mapped to RAM because it is too sparse.
ROM "r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_rcb_cross" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_prp_fifo_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_prp_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_prp_2" won't be mapped to RAM because it is too sparse.
ROM "r_pcie_cmd_wr_data_sel" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "r_hcmd_data_len" won't be mapped to RAM because it is too sparse.
ROM "r_nlb_wr_delay" won't be mapped to RAM because it is too sparse.
ROM "r_dma_done_rd_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_nlb_wr1_en" won't be mapped to RAM because it is too sparse.
ROM "r_hcmd_cq_wr0_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_tag_inst0/r_fifo_wr_addr" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_tag_inst0/r_rear_addr" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_mrd_delay" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_rx_len" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_rx_cur_len" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_rx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_tag_alloc" won't be mapped to RAM because it is too sparse.
ROM "pcie_rx_dma_inst0/pcie_rx_req_inst0/r_pcie_rx_tag_update" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_pcie_tx_len" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_pcie_tx_cur_len" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_pcie_tx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_pcie_tx_fifo_free_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_dma_tx_done_wr_en" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_pcie_orig_len" won't be mapped to RAM because it is too sparse.
ROM "pcie_tx_dma_inst0/pcie_tx_req_inst0/r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_tx_pcie_data_cnt" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "r_tx_mwr_data_d1" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_m_axis_tx_tuser" won't be mapped to RAM because it is too sparse.
ROM "r_m_axis_tx_tvalid" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "pcie_irq_gen_inst0/r_cfg_interrupt_assert" won't be mapped to RAM because it is too sparse.
ROM "pcie_irq_gen_inst0/r_pcie_irq_vector" won't be mapped to RAM because it is too sparse.
ROM "pcie_irq_gen_inst0/r_pcie_irq_done" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst0/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst1/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst1/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst2/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst2/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst3/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst3/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst4/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst4/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst5/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst5/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst6/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst6/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst7/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst7/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst8/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/nvme_cq_check_inst8/next_state" won't be mapped to RAM because it is too sparse.
ROM "nvme_irq_handler_inst0/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "nvme_irq_handler_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_axi_wr_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/next_aw_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_m_axi_wdata_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "sys_rst_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "sys_rst_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_axi_aw_req" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_axi_wr_req" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_m_axi_awlen" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/next_w_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/next_w_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/next_w_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/next_aw_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_aw_delay" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_m_axi_awvalid" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dev_rx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dma_rx_done_wr_en" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dev_dma_orig_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dma_cmd_type" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_pcie_tx_fifo_alloc_en" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_dev_dma_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/next_state" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_ar_delay" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_dev_cur_len" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_arlen" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_arvalid" won't be mapped to RAM because it is too sparse.
ROM "s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_dev_tx_cmd_rd_en" won't be mapped to RAM because it is too sparse.
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mode" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mode" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "r_code_b" won't be mapped to RAM because it is too sparse.
ROM "o_error_detected" won't be mapped to RAM because it is too sparse.
ROM "o_BRAM_write_enable" won't be mapped to RAM because it is too sparse.
ROM "o_chunk_number" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_code_b" won't be mapped to RAM because it is too sparse.
ROM "o_error_detected" won't be mapped to RAM because it is too sparse.
ROM "o_BRAM_write_enable" won't be mapped to RAM because it is too sparse.
ROM "o_chunk_number" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_nxt_state1" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "o_c_message" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse.
ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse.
ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse.
ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rDstLength" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rChunkErrorCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rOutMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rCrcCheckBit" won't be mapped to RAM because it is too sparse.
ROM "rChunkErrorCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rGoalLoopCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rCurLoopCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rIndeMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandDivider/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandDivider/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_CompletionCommandChannel/rCmdChNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_CompletionDataChannel/rDataChNextState" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message_b" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message_b" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_parity_out_complete0" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_counter" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_crc_available" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_message" won't be mapped to RAM because it is too sparse.
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rDstLength" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rChunkErrorCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rNextState" won't be mapped to RAM because it is too sparse.
ROM "rOutMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rDstSourceID" won't be mapped to RAM because it is too sparse.
ROM "rCrcCheckBit" won't be mapped to RAM because it is too sparse.
ROM "rChunkErrorCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rGoalLoopCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rCurLoopCount" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHDecoderInControlCore/rIndeMuxSelect" won't be mapped to RAM because it is too sparse.
ROM "Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandDivider/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandDivider/rNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_CompletionCommandChannel/rCmdChNextState" won't be mapped to RAM because it is too sparse.
ROM "Inst_CompletionDataChannel/rDataChNextState" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message_b" won't be mapped to RAM because it is too sparse.
ROM "r_counter" won't be mapped to RAM because it is too sparse.
ROM "r_message_b" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_parity_out_complete0" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_counter" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_crc_available" won't be mapped to RAM because it is too sparse.
ROM "Inst_BCHEncoderDataChannel/CRCGenerator/r_message" won't be mapped to RAM because it is too sparse.
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Inst_WaySelector/rO" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReadValid" won't be mapped to RAM because it is too sparse.
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReadValid" won't be mapped to RAM because it is too sparse.
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse.
ROM "rREC_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rREC_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rReadData" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rPM_PCommandOption" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rWriteReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReadValid" won't be mapped to RAM because it is too sparse.
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rUpperPI_DQ0" won't be mapped to RAM because it is too sparse.
ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "rReadValid" won't be mapped to RAM because it is too sparse.
ROM "rReady" won't be mapped to RAM because it is too sparse.
ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse.
ROM "rREC_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rREC_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rDQI_nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rReadData" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rPM_PCommandOption" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rCMDReady" won't be mapped to RAM because it is too sparse.
ROM "Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rWriteReady" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "o_error_count" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "r_data_fowarding" won't be mapped to RAM because it is too sparse.
ROM "o_kes_sequence_end" won't be mapped to RAM because it is too sparse.
ROM "o_channel_sel" won't be mapped to RAM because it is too sparse.
ROM "r_RESET_kes_sequence" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12687]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12688]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12689]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12690]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12687]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12688]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12689]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12690]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12687]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12688]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12689]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12690]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12687]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12688]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12689]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12687]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12688]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12689]
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.areset_d1_reg' into 'inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.areset_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32501]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[31]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[30]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[29]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[28]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[27]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[26]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[25]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[24]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[23]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[22]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[21]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[20]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[19]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[18]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[17]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[16]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[15]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[14]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[13]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[12]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[11]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[10]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[9]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[8]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[7]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[6]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[5]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[4]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[3]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[2]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[1]
WARNING: [Synth 8-3331] design OpenSSD2 has unconnected port O_DEBUG[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:19:31 ; elapsed = 00:19:51 . Memory (MB): peak = 1690.422 ; gain = 1531.188
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:19:31 ; elapsed = 00:19:51 . Memory (MB): peak = 1690.422 ; gain = 1531.188

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |user_top                               |           1|     44711|
|2     |pcie_7x_0_core_top                     |           1|     33022|
|3     |BCHDecoderX                            |           2|     35341|
|4     |BCHDecoderControl__xdcDup__1__GC0      |           1|     12578|
|5     |FMCTop__xdcDup__1__GC0                 |           1|     17854|
|6     |BCHDecoderControl__GC0                 |           1|     12578|
|7     |FMCTop__GC0                            |           1|     17854|
|8     |NPhy_Toggle_Physical_Input_DDR100__GC0 |           2|       192|
|9     |NPhy_Toggle_Top_DDR100__GC0            |           2|        44|
|10    |NFC_Toggle_Top_DDR100__xdcDup__1__GC0  |           1|     12888|
|11    |NFC_Toggle_Top_DDR100__GC0             |           1|     12888|
|12    |OpenSSD2__GCB0                         |           1|     39101|
|13    |OpenSSD2__GCB1                         |           1|     28504|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[9] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[8] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[7] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[6] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[5] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[4] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[3] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[1] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\r_cfg_command_reg[0] ) is unused and will be removed from module s_axi_reg.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[8] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[7] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[6] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[5] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[4] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[3] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[2] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[1] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_cq_head_update_reg[0] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_pcie_head2_reg[1] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_pcie_head2_reg[0] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_addr_reg[11] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_addr_reg[10] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_addr_reg[9] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_addr_reg[8] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_addr_reg[7] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[63] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[62] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[61] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[60] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[59] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[58] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[57] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_cntl_reg_inst0/r_mreq_data_reg[56] ) is unused and will be removed from module pcie_cntl_slave.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[11] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[10] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[9] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[8] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[7] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[6] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[5] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[4] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[3] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_1_reg[2] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[63] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[62] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[61] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[60] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[59] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[58] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[57] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[56] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[55] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[54] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[53] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[52] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[51] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[50] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[49] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[48] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[47] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[46] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[45] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[44] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[43] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[42] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[41] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[40] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[39] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[38] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[37] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[36] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[11] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[10] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[9] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[8] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[7] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[6] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[5] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[4] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[3] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_prp_2_reg[2] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[11] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[10] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[9] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[8] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[7] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[6] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[5] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[4] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[3] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_dma_cmd_gen_inst0/r_hcmd_prp_2_reg[2] ) is unused and will be removed from module dma_cmd.
WARNING: [Synth 8-3332] Sequential element (\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_arb_gnt_reg[3] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_arb_gnt_reg[2] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_arb_gnt_reg[1] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_arb_gnt_reg[0] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_fc_cntl_inst0/r_tx_available_fc_cplh_reg[0] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_fc_cntl_inst0/r_tx_available_fc_cpld_reg[0] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_fc_cntl_inst0/r_tx_available_fc_nph_reg[0] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_fc_cntl_inst0/r_tx_available_fc_npd_reg[0] ) is unused and will be removed from module pcie_tans_if.
WARNING: [Synth 8-3332] Sequential element (\pcie_fc_cntl_inst0/r_tx_available_fc_ph_reg[0] ) is unused and will be removed from module pcie_tans_if.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/\dma_done_fifo_inst0/r_wr1_data_sync_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/\dma_done_fifo_inst0/r_wr1_data_sync_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/\pcie_hcmd_nlb_inst0/r_wr0_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/\dma_done_fifo_inst0/r_wr0_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/\pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr1_data1_sync_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/\dma_cmd_fifo_inst0/r_dma_cmd_wr_data1_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/\pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr0_data0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/\pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr0_data1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/i_78/\pcie_sq_rx_tag_inst0/r_alloc_base_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/i_78/\pcie_sq_rx_tag_inst0/r_alloc_base_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/i_78/\pcie_sq_rx_fifo_inst0/r_front_empty_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/i_78/\pcie_sq_rx_fifo_inst0/r_front_empty_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_cntl_slave_inst0/\pcie_cntl_reg_inst0/r_rd_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_tans_if_inst0/\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_pcie_head_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /\s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NVMeHostController_0/\inst/user_top_inst0 /nvme_pcie_inst0/pcie_tans_if_inst0/\pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_cpld_udata_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rPM_CASelect_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DI/rDQOCounter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_PCommand_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DI/rPO_WriteEnable_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_RE_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_1/insti_2/\Inst_NPCG_Toggle_Top/bCMD_SCC_N_poe/rCurState_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_readST/rPM_CASelect_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DI/rDQOCounter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_PCommand_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/\Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_DI/rPO_WriteEnable_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/Inst_NPM_Toggle_Top/\Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_RE_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (V2NFC100DDR_0/insti_2/\Inst_NPCG_Toggle_Top/bCMD_SCC_N_poe/rCurState_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Tiger4NSC_1/Inst_BCHDecoderi_0/Inst_BCHDecoderOutControlCore/\rGoalLoopCount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Tiger4NSC_1/Inst_BCHDecoderi_0/\Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Tiger4NSC_0/Inst_BCHDecoderi_0/Inst_BCHDecoderOutControlCore/\rGoalLoopCount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Tiger4NSC_0/Inst_BCHDecoderi_0/\Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[5] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:21:21 ; elapsed = 00:21:50 . Memory (MB): peak = 1797.625 ; gain = 1638.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:21:21 ; elapsed = 00:21:50 . Memory (MB): peak = 1797.625 ; gain = 1638.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:21:21 ; elapsed = 00:21:50 . Memory (MB): peak = 1797.625 ; gain = 1638.391

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |user_top                               |           1|     26117|
|2     |pcie_7x_0_core_top                     |           1|     27478|
|3     |BCHDecoderX                            |           2|     21312|
|4     |BCHDecoderControl__xdcDup__1__GC0      |           1|      4346|
|5     |FMCTop__xdcDup__1__GC0                 |           1|     12426|
|6     |BCHDecoderControl__GC0                 |           1|      4346|
|7     |FMCTop__GC0                            |           1|     12426|
|8     |NPhy_Toggle_Physical_Input_DDR100__GC0 |           2|       193|
|9     |NPhy_Toggle_Top_DDR100__GC0            |           2|        43|
|10    |NFC_Toggle_Top_DDR100__xdcDup__1__GC0  |           1|      5832|
|11    |NFC_Toggle_Top_DDR100__GC0             |           1|      5832|
|12    |OpenSSD2__GCB0                         |           1|     37305|
|13    |OpenSSD2__GCB1                         |           1|     23950|
+------+---------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:21:22 ; elapsed = 00:21:50 . Memory (MB): peak = 1797.625 ; gain = 1638.391
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:21:33 ; elapsed = 00:22:02 . Memory (MB): peak = 2230.254 ; gain = 2071.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:40 ; elapsed = 00:22:09 . Memory (MB): peak = 2277.125 ; gain = 2117.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |user_top                               |           1|     26117|
|2     |pcie_7x_0_core_top                     |           1|     27478|
|3     |BCHDecoderX                            |           2|     21312|
|4     |BCHDecoderControl__xdcDup__1__GC0      |           1|      4346|
|5     |FMCTop__xdcDup__1__GC0                 |           1|     12426|
|6     |BCHDecoderControl__GC0                 |           1|      4346|
|7     |FMCTop__GC0                            |           1|     12426|
|8     |NPhy_Toggle_Physical_Input_DDR100__GC0 |           2|       193|
|9     |NPhy_Toggle_Top_DDR100__GC0            |           2|        43|
|10    |NFC_Toggle_Top_DDR100__xdcDup__1__GC0  |           1|      5832|
|11    |NFC_Toggle_Top_DDR100__GC0             |           1|      5832|
|12    |OpenSSD2__GCB0                         |           1|     37305|
|13    |OpenSSD2__GCB1                         |           1|     23950|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:22:53 ; elapsed = 00:23:47 . Memory (MB): peak = 2459.961 ; gain = 2300.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |pcie_7x_0_core_top |           1|     11500|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg is being inverted and renamed to inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv.
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg_inv.
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg_inv.
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg_inv.
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 31 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 49 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 52 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 23 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 14 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 31 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 49 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 52 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 23 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 14 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1338]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1351]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1342]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v:1336]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1401]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1408]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1406]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1406]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1412]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1344]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1405]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1393]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5455]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13489]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Cosmos-plus-OpenSSD-master/project/Predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7911]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:22:58 ; elapsed = 00:23:53 . Memory (MB): peak = 2459.961 ; gain = 2300.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:22:59 ; elapsed = 00:23:53 . Memory (MB): peak = 2459.961 ; gain = 2300.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |pcie_7x_0_core_top |           1|     11542|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:08 ; elapsed = 00:24:03 . Memory (MB): peak = 2459.961 ; gain = 2300.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BIBUF         |   130|
|2     |BUFG          |    11|
|3     |BUFGCTRL      |     1|
|4     |CARRY4        |   491|
|5     |GND           |     4|
|6     |GTXE2_CHANNEL |     8|
|7     |GTXE2_COMMON  |     2|
|8     |IBUFDS_GTE2   |     1|
|9     |IDDR          |    16|
|10    |IDELAYCTRL    |     2|
|11    |IDELAYE2      |     2|
|12    |IN_FIFO       |     2|
|13    |LUT1          |  1558|
|14    |LUT2          |  9238|
|15    |LUT3          |  6512|
|16    |LUT4          |  8834|
|17    |LUT5          |  9043|
|18    |LUT6          | 17576|
|19    |MMCME2_ADV    |     2|
|20    |MUXCY         |   108|
|21    |MUXCY_L       |   456|
|22    |MUXF7         |   335|
|23    |MUXF8         |    45|
|24    |OSERDESE2     |    18|
|25    |OSERDESE2_1   |     2|
|26    |OSERDESE2_2   |    18|
|27    |OSERDESE2_3   |     4|
|28    |PCIE_2_1      |     1|
|29    |PS7           |     1|
|30    |RAM32M        |   350|
|31    |RAM32X1D      |     4|
|32    |RAM64M        |    16|
|33    |RAM64X1D      |    16|
|34    |RAMB18E1      |     3|
|35    |RAMB18E1_1    |     1|
|36    |RAMB18E1_2    |     7|
|37    |RAMB18E1_3    |     7|
|38    |RAMB18E1_4    |     2|
|39    |RAMB18E1_5    |     4|
|40    |RAMB36E1      |     7|
|41    |RAMB36E1_1    |     7|
|42    |RAMB36E1_2    |     8|
|43    |RAMB36E1_3    |     2|
|44    |RAMB36E1_4    |    30|
|45    |RAMB36E1_5    |     8|
|46    |RAMB36E1_6    |     2|
|47    |RAMB36E1_7    |     2|
|48    |SRL16         |     3|
|49    |SRL16E        |    72|
|50    |SRLC32E       |   154|
|51    |XORCY         |   510|
|52    |FDCE          |  6180|
|53    |FDPE          |   582|
|54    |FDR           |    24|
|55    |FDRE          | 37655|
|56    |FDSE          |   651|
|57    |LD            |    20|
|58    |IBUF          |    35|
|59    |IBUFG         |     2|
|60    |IOBUF         |    16|
|61    |IOBUFDS       |     2|
|62    |OBUF          |    40|
|63    |OBUFDS        |     2|
|64    |OBUFT         |    32|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:13 ; elapsed = 00:24:07 . Memory (MB): peak = 2459.961 ; gain = 2300.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3978 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:13:43 . Memory (MB): peak = 2459.961 ; gain = 1431.359
Synthesis Optimization Complete : Time (s): cpu = 00:23:13 ; elapsed = 00:24:08 . Memory (MB): peak = 2459.961 ; gain = 2300.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2057 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 629 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 172 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  LD => LDCE: 20 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 350 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
2678 Infos, 595 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:30 ; elapsed = 00:24:22 . Memory (MB): peak = 2459.961 ; gain = 2153.281
# write_checkpoint -noxdef OpenSSD2.dcp
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2459.961 ; gain = 0.000
# catch { report_utilization -file OpenSSD2_utilization_synth.rpt -pb OpenSSD2_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2459.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 03 21:32:09 2021...
