// Seed: 2671593349
module module_0 #(
    parameter id_3 = 32'd80
) (
    output logic id_1
    , id_2,
    input _id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output id_8
);
  type_15(
      id_2, id_6, 1
  );
  logic id_9;
  assign id_6 = 1;
  initial begin
    id_8 = ~id_2;
  end
  type_17(
      1, id_5
  );
  assign id_2[id_3] = id_9;
  type_18 id_10 (
      .id_0(id_3),
      .id_1(1 == 1'b0),
      .id_2(id_2[1]),
      .id_3(1),
      .id_4(id_6),
      .id_5({(1), 1}),
      .id_6(id_5[1])
  );
  assign id_10 = id_7;
  logic id_11;
  assign id_5 = 1'b0;
  assign id_9 = 1'b0;
endmodule
