[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortWildcard/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<162> s<161> l<3:1> el<1:5>
n<module> u<2> t<Module_keyword> p<82> s<3> l<3:1> el<3:7>
n<rvdff> u<3> t<StringConst> p<82> s<16> l<3:8> el<3:13>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<3:27> el<3:27>
n<WIDTH> u<5> t<StringConst> p<12> s<11> l<3:27> el<3:32>
n<1> u<6> t<IntConst> p<7> l<3:33> el<3:34>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:33> el<3:34>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:33> el<3:34>
n<> u<9> t<Constant_expression> p<10> c<8> l<3:33> el<3:34>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<3:33> el<3:34>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<3:33> el<3:34>
n<> u<12> t<Param_assignment> p<13> c<5> l<3:27> el<3:34>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<3:27> el<3:34>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<3:17> el<3:34>
n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<3:17> el<3:34>
n<> u<16> t<Parameter_port_list> p<82> c<15> s<81> l<3:14> el<3:36>
n<> u<17> t<PortDir_Inp> p<38> s<37> l<5:6> el<5:11>
n<> u<18> t<IntVec_TypeLogic> p<35> s<34> l<5:12> el<5:17>
n<WIDTH> u<19> t<StringConst> p<20> l<5:19> el<5:24>
n<> u<20> t<Primary_literal> p<21> c<19> l<5:19> el<5:24>
n<> u<21> t<Constant_primary> p<22> c<20> l<5:19> el<5:24>
n<> u<22> t<Constant_expression> p<28> c<21> s<27> l<5:19> el<5:24>
n<1> u<23> t<IntConst> p<24> l<5:25> el<5:26>
n<> u<24> t<Primary_literal> p<25> c<23> l<5:25> el<5:26>
n<> u<25> t<Constant_primary> p<26> c<24> l<5:25> el<5:26>
n<> u<26> t<Constant_expression> p<28> c<25> l<5:25> el<5:26>
n<> u<27> t<BinOp_Minus> p<28> s<26> l<5:24> el<5:25>
n<> u<28> t<Constant_expression> p<33> c<22> s<32> l<5:19> el<5:26>
n<0> u<29> t<IntConst> p<30> l<5:27> el<5:28>
n<> u<30> t<Primary_literal> p<31> c<29> l<5:27> el<5:28>
n<> u<31> t<Constant_primary> p<32> c<30> l<5:27> el<5:28>
n<> u<32> t<Constant_expression> p<33> c<31> l<5:27> el<5:28>
n<> u<33> t<Constant_range> p<34> c<28> l<5:19> el<5:28>
n<> u<34> t<Packed_dimension> p<35> c<33> l<5:18> el<5:29>
n<> u<35> t<Data_type> p<36> c<18> l<5:12> el<5:29>
n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<5:12> el<5:29>
n<> u<37> t<Net_port_type> p<38> c<36> l<5:12> el<5:29>
n<> u<38> t<Net_port_header> p<40> c<17> s<39> l<5:6> el<5:29>
n<din> u<39> t<StringConst> p<40> l<5:30> el<5:33>
n<> u<40> t<Ansi_port_declaration> p<81> c<38> s<48> l<5:6> el<5:33>
n<> u<41> t<PortDir_Inp> p<46> s<45> l<6:6> el<6:11>
n<> u<42> t<IntVec_TypeLogic> p<43> l<6:12> el<6:17>
n<> u<43> t<Data_type> p<44> c<42> l<6:12> el<6:17>
n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<6:12> el<6:17>
n<> u<45> t<Net_port_type> p<46> c<44> l<6:12> el<6:17>
n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<6:6> el<6:17>
n<clk> u<47> t<StringConst> p<48> l<6:28> el<6:31>
n<> u<48> t<Ansi_port_declaration> p<81> c<46> s<56> l<6:6> el<6:31>
n<> u<49> t<PortDir_Inp> p<54> s<53> l<7:6> el<7:11>
n<> u<50> t<IntVec_TypeLogic> p<51> l<7:12> el<7:17>
n<> u<51> t<Data_type> p<52> c<50> l<7:12> el<7:17>
n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<7:12> el<7:17>
n<> u<53> t<Net_port_type> p<54> c<52> l<7:12> el<7:17>
n<> u<54> t<Net_port_header> p<56> c<49> s<55> l<7:6> el<7:17>
n<rst_l> u<55> t<StringConst> p<56> l<7:36> el<7:41>
n<> u<56> t<Ansi_port_declaration> p<81> c<54> s<80> l<7:6> el<7:41>
n<> u<57> t<PortDir_Out> p<78> s<77> l<9:6> el<9:12>
n<> u<58> t<IntVec_TypeLogic> p<75> s<74> l<9:13> el<9:18>
n<WIDTH> u<59> t<StringConst> p<60> l<9:20> el<9:25>
n<> u<60> t<Primary_literal> p<61> c<59> l<9:20> el<9:25>
n<> u<61> t<Constant_primary> p<62> c<60> l<9:20> el<9:25>
n<> u<62> t<Constant_expression> p<68> c<61> s<67> l<9:20> el<9:25>
n<1> u<63> t<IntConst> p<64> l<9:26> el<9:27>
n<> u<64> t<Primary_literal> p<65> c<63> l<9:26> el<9:27>
n<> u<65> t<Constant_primary> p<66> c<64> l<9:26> el<9:27>
n<> u<66> t<Constant_expression> p<68> c<65> l<9:26> el<9:27>
n<> u<67> t<BinOp_Minus> p<68> s<66> l<9:25> el<9:26>
n<> u<68> t<Constant_expression> p<73> c<62> s<72> l<9:20> el<9:27>
n<0> u<69> t<IntConst> p<70> l<9:28> el<9:29>
n<> u<70> t<Primary_literal> p<71> c<69> l<9:28> el<9:29>
n<> u<71> t<Constant_primary> p<72> c<70> l<9:28> el<9:29>
n<> u<72> t<Constant_expression> p<73> c<71> l<9:28> el<9:29>
n<> u<73> t<Constant_range> p<74> c<68> l<9:20> el<9:29>
n<> u<74> t<Packed_dimension> p<75> c<73> l<9:19> el<9:30>
n<> u<75> t<Data_type> p<76> c<58> l<9:13> el<9:30>
n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<9:13> el<9:30>
n<> u<77> t<Net_port_type> p<78> c<76> l<9:13> el<9:30>
n<> u<78> t<Net_port_header> p<80> c<57> s<79> l<9:6> el<9:30>
n<dout> u<79> t<StringConst> p<80> l<9:31> el<9:35>
n<> u<80> t<Ansi_port_declaration> p<81> c<78> l<9:6> el<9:35>
n<> u<81> t<List_of_port_declarations> p<82> c<40> l<4:4> el<10:7>
n<> u<82> t<Module_ansi_header> p<84> c<2> s<83> l<3:1> el<10:8>
n<> u<83> t<ENDMODULE> p<84> l<13:1> el<13:10>
n<> u<84> t<Module_declaration> p<85> c<82> l<3:1> el<13:10>
n<> u<85> t<Description> p<161> c<84> s<160> l<3:1> el<13:10>
n<module> u<86> t<Module_keyword> p<90> s<87> l<15:1> el<15:7>
n<dut> u<87> t<StringConst> p<90> s<89> l<15:8> el<15:11>
n<> u<88> t<Port> p<89> l<15:12> el<15:12>
n<> u<89> t<List_of_ports> p<90> c<88> l<15:11> el<15:13>
n<> u<90> t<Module_nonansi_header> p<159> c<86> s<99> l<15:1> el<15:14>
n<> u<91> t<IntVec_TypeLogic> p<92> l<16:7> el<16:12>
n<> u<92> t<Data_type> p<93> c<91> l<16:7> el<16:12>
n<> u<93> t<Data_type_or_implicit> p<94> c<92> l<16:7> el<16:12>
n<> u<94> t<Net_port_type> p<97> c<93> s<96> l<16:7> el<16:12>
n<rst_l> u<95> t<StringConst> p<96> l<16:31> el<16:36>
n<> u<96> t<List_of_port_identifiers> p<97> c<95> l<16:31> el<16:36>
n<> u<97> t<Input_declaration> p<98> c<94> l<16:1> el<16:36>
n<> u<98> t<Port_declaration> p<99> c<97> l<16:1> el<16:36>
n<> u<99> t<Module_item> p<159> c<98> s<157> l<16:1> el<16:37>
n<rvdff> u<100> t<StringConst> p<154> s<109> l<17:3> el<17:8>
n<2> u<101> t<IntConst> p<102> l<17:11> el<17:12>
n<> u<102> t<Primary_literal> p<103> c<101> l<17:11> el<17:12>
n<> u<103> t<Primary> p<104> c<102> l<17:11> el<17:12>
n<> u<104> t<Expression> p<105> c<103> l<17:11> el<17:12>
n<> u<105> t<Mintypmax_expression> p<106> c<104> l<17:11> el<17:12>
n<> u<106> t<Param_expression> p<107> c<105> l<17:11> el<17:12>
n<> u<107> t<Ordered_parameter_assignment> p<108> c<106> l<17:11> el<17:12>
n<> u<108> t<List_of_parameter_assignments> p<109> c<107> l<17:11> el<17:12>
n<> u<109> t<Parameter_value_assignment> p<154> c<108> s<153> l<17:9> el<17:13>
n<freezerfpc_ff> u<110> t<StringConst> p<111> l<17:15> el<17:28>
n<> u<111> t<Name_of_instance> p<153> c<110> s<152> l<17:15> el<17:28>
n<> u<112> t<DOTSTAR> p<113> l<17:30> el<17:32>
n<> u<113> t<Named_port_connection> p<152> c<112> s<121> l<17:30> el<17:32>
n<clk> u<114> t<StringConst> p<121> s<119> l<17:36> el<17:39>
n<free_clk> u<115> t<StringConst> p<116> l<17:40> el<17:48>
n<> u<116> t<Primary_literal> p<117> c<115> l<17:40> el<17:48>
n<> u<117> t<Primary> p<118> c<116> l<17:40> el<17:48>
n<> u<118> t<Expression> p<121> c<117> s<120> l<17:40> el<17:48>
n<> u<119> t<OPEN_PARENS> p<121> s<118> l<17:39> el<17:40>
n<> u<120> t<CLOSE_PARENS> p<121> l<17:48> el<17:49>
n<> u<121> t<Named_port_connection> p<152> c<114> s<136> l<17:35> el<17:49>
n<din> u<122> t<StringConst> p<136> s<134> l<18:34> el<18:37>
n<rfpc_postsync_in> u<123> t<StringConst> p<124> l<18:39> el<18:55>
n<> u<124> t<Primary_literal> p<125> c<123> l<18:39> el<18:55>
n<> u<125> t<Primary> p<126> c<124> l<18:39> el<18:55>
n<> u<126> t<Expression> p<131> c<125> s<130> l<18:39> el<18:55>
n<dma_mem_dccm_req> u<127> t<StringConst> p<128> l<18:57> el<18:73>
n<> u<128> t<Primary_literal> p<129> c<127> l<18:57> el<18:73>
n<> u<129> t<Primary> p<130> c<128> l<18:57> el<18:73>
n<> u<130> t<Expression> p<131> c<129> l<18:57> el<18:73>
n<> u<131> t<Concatenation> p<132> c<126> l<18:38> el<18:74>
n<> u<132> t<Primary> p<133> c<131> l<18:38> el<18:74>
n<> u<133> t<Expression> p<136> c<132> s<135> l<18:38> el<18:74>
n<> u<134> t<OPEN_PARENS> p<136> s<133> l<18:37> el<18:38>
n<> u<135> t<CLOSE_PARENS> p<136> l<18:74> el<18:75>
n<> u<136> t<Named_port_connection> p<152> c<122> s<151> l<18:33> el<18:75>
n<dout> u<137> t<StringConst> p<151> s<149> l<19:34> el<19:38>
n<rfpc_postsync> u<138> t<StringConst> p<139> l<19:40> el<19:53>
n<> u<139> t<Primary_literal> p<140> c<138> l<19:40> el<19:53>
n<> u<140> t<Primary> p<141> c<139> l<19:40> el<19:53>
n<> u<141> t<Expression> p<146> c<140> s<145> l<19:40> el<19:53>
n<dma_mem_dccm_req_f> u<142> t<StringConst> p<143> l<19:55> el<19:73>
n<> u<143> t<Primary_literal> p<144> c<142> l<19:55> el<19:73>
n<> u<144> t<Primary> p<145> c<143> l<19:55> el<19:73>
n<> u<145> t<Expression> p<146> c<144> l<19:55> el<19:73>
n<> u<146> t<Concatenation> p<147> c<141> l<19:39> el<19:74>
n<> u<147> t<Primary> p<148> c<146> l<19:39> el<19:74>
n<> u<148> t<Expression> p<151> c<147> s<150> l<19:39> el<19:74>
n<> u<149> t<OPEN_PARENS> p<151> s<148> l<19:38> el<19:39>
n<> u<150> t<CLOSE_PARENS> p<151> l<19:74> el<19:75>
n<> u<151> t<Named_port_connection> p<152> c<137> l<19:33> el<19:75>
n<> u<152> t<List_of_port_connections> p<153> c<113> l<17:30> el<19:75>
n<> u<153> t<Hierarchical_instance> p<154> c<111> l<17:15> el<19:76>
n<> u<154> t<Module_instantiation> p<155> c<100> l<17:3> el<19:77>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<17:3> el<19:77>
n<> u<156> t<Non_port_module_item> p<157> c<155> l<17:3> el<19:77>
n<> u<157> t<Module_item> p<159> c<156> s<158> l<17:3> el<19:77>
n<> u<158> t<ENDMODULE> p<159> l<21:1> el<21:10>
n<> u<159> t<Module_declaration> p<160> c<90> l<15:1> el<21:10>
n<> u<160> t<Description> p<161> c<159> l<15:1> el<21:10>
n<> u<161> t<Source_text> p<162> c<85> l<3:1> el<21:10>
n<> u<162> t<Top_level_rule> c<1> l<3:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:3:1: No timescale set for "rvdff".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:15:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:15:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:3:1: Compile module "work@rvdff".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortWildcard/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<ENDFUNCTION> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<ENDFUNCTION> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<ENDTASK> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<ENDFUNCTION> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<ENDTASK> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<ENDFUNCTION> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<ENDTASK> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<ENDFUNCTION> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<CLASS> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<ENDCLASS> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<ENDFUNCTION> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<ENDFUNCTION> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<ENDTASK> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<ENDTASK> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<ENDTASK> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<ENDTASK> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<CLASS> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<ENDCLASS> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<ENDFUNCTION> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<ENDTASK> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<ENDTASK> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<ENDFUNCTION> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<CLASS> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<ENDCLASS> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:15:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              37
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
int_typespec                                          11
int_var                                                4
io_decl                                               11
logic_net                                             16
logic_typespec                                        15
logic_var                                              1
module_inst                                            6
operation                                             12
package                                                2
param_assign                                           2
parameter                                              2
port                                                  14
range                                                  8
ref_module                                             1
ref_obj                                               23
ref_typespec                                          32
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              37
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
int_typespec                                          11
int_var                                                4
io_decl                                               22
logic_net                                             16
logic_typespec                                        15
logic_var                                              1
module_inst                                            6
operation                                             14
package                                                2
param_assign                                           2
parameter                                              2
port                                                  19
range                                                  8
ref_module                                             1
ref_obj                                               34
ref_typespec                                          42
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rst_l
    |vpiFullName:work@dut.rst_l
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.free_clk), line:17:40, endln:17:48
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:free_clk
    |vpiFullName:work@dut.free_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rfpc_postsync_in
    |vpiFullName:work@dut.rfpc_postsync_in
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:dma_mem_dccm_req
    |vpiFullName:work@dut.dma_mem_dccm_req
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.rfpc_postsync), line:19:40, endln:19:53
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rfpc_postsync
    |vpiFullName:work@dut.rfpc_postsync
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:dma_mem_dccm_req_f
    |vpiFullName:work@dut.dma_mem_dccm_req_f
    |vpiNetType:1
  |vpiPort:
  \_port: (rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rst_l.rst_l), line:16:31, endln:16:36
      |vpiParent:
      \_port: (rst_l), line:16:31, endln:16:36
      |vpiName:rst_l
      |vpiFullName:work@dut.rst_l.rst_l
      |vpiActual:
      \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
    |vpiTypedef:
    \_ref_typespec: (work@dut.rst_l)
      |vpiParent:
      \_port: (rst_l), line:16:31, endln:16:36
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_logic_typespec: , line:16:7, endln:16:12
  |vpiRefModule:
  \_ref_module: work@rvdff (freezerfpc_ff), line:17:15, endln:17:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:freezerfpc_ff
    |vpiDefName:work@rvdff
    |vpiActual:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiPort:
    \_port: , line:17:30, endln:17:32
      |vpiParent:
      \_ref_module: work@rvdff (freezerfpc_ff), line:17:15, endln:17:28
      |vpiHighConn:
      \_constant: , line:17:30, endln:17:32
        |vpiParent:
        \_port: , line:17:30, endln:17:32
        |vpiDecompile:.*
        |STRING:.*
    |vpiPort:
    \_port: (clk), line:17:35, endln:17:49
      |vpiParent:
      \_ref_module: work@rvdff (freezerfpc_ff), line:17:15, endln:17:28
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@dut.freezerfpc_ff.clk.free_clk), line:17:40, endln:17:48
        |vpiParent:
        \_port: (clk), line:17:35, endln:17:49
        |vpiName:free_clk
        |vpiFullName:work@dut.freezerfpc_ff.clk.free_clk
        |vpiActual:
        \_logic_net: (work@dut.free_clk), line:17:40, endln:17:48
    |vpiPort:
    \_port: (din), line:18:33, endln:18:75
      |vpiParent:
      \_ref_module: work@rvdff (freezerfpc_ff), line:17:15, endln:17:28
      |vpiName:din
      |vpiHighConn:
      \_operation: , line:18:38, endln:18:74
        |vpiParent:
        \_port: (din), line:18:33, endln:18:75
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.din.rfpc_postsync_in), line:18:39, endln:18:55
          |vpiParent:
          \_operation: , line:18:38, endln:18:74
          |vpiName:rfpc_postsync_in
          |vpiFullName:work@dut.freezerfpc_ff.din.rfpc_postsync_in
          |vpiActual:
          \_logic_net: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.din.dma_mem_dccm_req), line:18:57, endln:18:73
          |vpiParent:
          \_operation: , line:18:38, endln:18:74
          |vpiName:dma_mem_dccm_req
          |vpiFullName:work@dut.freezerfpc_ff.din.dma_mem_dccm_req
          |vpiActual:
          \_logic_net: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
    |vpiPort:
    \_port: (dout), line:19:33, endln:19:75
      |vpiParent:
      \_ref_module: work@rvdff (freezerfpc_ff), line:17:15, endln:17:28
      |vpiName:dout
      |vpiHighConn:
      \_operation: , line:19:39, endln:19:74
        |vpiParent:
        \_port: (dout), line:19:33, endln:19:75
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.dout.rfpc_postsync), line:19:40, endln:19:53
          |vpiParent:
          \_operation: , line:19:39, endln:19:74
          |vpiName:rfpc_postsync
          |vpiFullName:work@dut.freezerfpc_ff.dout.rfpc_postsync
          |vpiActual:
          \_logic_net: (work@dut.rfpc_postsync), line:19:40, endln:19:53
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f), line:19:55, endln:19:73
          |vpiParent:
          \_operation: , line:19:39, endln:19:74
          |vpiName:dma_mem_dccm_req_f
          |vpiFullName:work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f
          |vpiActual:
          \_logic_net: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
|uhdmallModules:
\_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@rvdff
  |vpiParameter:
  \_parameter: (work@rvdff.WIDTH), line:3:27, endln:3:32
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rvdff.WIDTH)
      |vpiParent:
      \_parameter: (work@rvdff.WIDTH), line:3:27, endln:3:32
      |vpiFullName:work@rvdff.WIDTH
      |vpiActual:
      \_int_typespec: , line:3:17, endln:3:34
    |vpiName:WIDTH
    |vpiFullName:work@rvdff.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:34
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRhs:
    \_constant: , line:3:33, endln:3:34
      |vpiParent:
      \_param_assign: , line:3:27, endln:3:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rvdff)
        |vpiParent:
        \_constant: , line:3:33, endln:3:34
        |vpiFullName:work@rvdff
        |vpiActual:
        \_int_typespec: , line:3:17, endln:3:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rvdff.WIDTH), line:3:27, endln:3:32
  |vpiDefName:work@rvdff
  |vpiNet:
  \_logic_net: (work@rvdff.din), line:5:30, endln:5:33
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:din
    |vpiFullName:work@rvdff.din
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rvdff.clk), line:6:28, endln:6:31
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:clk
    |vpiFullName:work@rvdff.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rvdff.rst_l), line:7:36, endln:7:41
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:rst_l
    |vpiFullName:work@rvdff.rst_l
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rvdff.dout), line:9:31, endln:9:35
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:dout
    |vpiFullName:work@rvdff.dout
    |vpiNetType:36
  |vpiPort:
  \_port: (din), line:5:30, endln:5:33
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvdff.din.din), line:5:30, endln:5:33
      |vpiParent:
      \_port: (din), line:5:30, endln:5:33
      |vpiName:din
      |vpiFullName:work@rvdff.din.din
      |vpiActual:
      \_logic_net: (work@rvdff.din), line:5:30, endln:5:33
    |vpiTypedef:
    \_ref_typespec: (work@rvdff.din)
      |vpiParent:
      \_port: (din), line:5:30, endln:5:33
      |vpiFullName:work@rvdff.din
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:29
  |vpiPort:
  \_port: (clk), line:6:28, endln:6:31
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvdff.clk.clk), line:6:28, endln:6:31
      |vpiParent:
      \_port: (clk), line:6:28, endln:6:31
      |vpiName:clk
      |vpiFullName:work@rvdff.clk.clk
      |vpiActual:
      \_logic_net: (work@rvdff.clk), line:6:28, endln:6:31
    |vpiTypedef:
    \_ref_typespec: (work@rvdff.clk)
      |vpiParent:
      \_port: (clk), line:6:28, endln:6:31
      |vpiFullName:work@rvdff.clk
      |vpiActual:
      \_logic_typespec: , line:6:12, endln:6:17
  |vpiPort:
  \_port: (rst_l), line:7:36, endln:7:41
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvdff.rst_l.rst_l), line:7:36, endln:7:41
      |vpiParent:
      \_port: (rst_l), line:7:36, endln:7:41
      |vpiName:rst_l
      |vpiFullName:work@rvdff.rst_l.rst_l
      |vpiActual:
      \_logic_net: (work@rvdff.rst_l), line:7:36, endln:7:41
    |vpiTypedef:
    \_ref_typespec: (work@rvdff.rst_l)
      |vpiParent:
      \_port: (rst_l), line:7:36, endln:7:41
      |vpiFullName:work@rvdff.rst_l
      |vpiActual:
      \_logic_typespec: , line:7:12, endln:7:17
  |vpiPort:
  \_port: (dout), line:9:31, endln:9:35
    |vpiParent:
    \_module_inst: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:dout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rvdff.dout.dout), line:9:31, endln:9:35
      |vpiParent:
      \_port: (dout), line:9:31, endln:9:35
      |vpiName:dout
      |vpiFullName:work@rvdff.dout.dout
      |vpiActual:
      \_logic_net: (work@rvdff.dout), line:9:31, endln:9:35
    |vpiTypedef:
    \_ref_typespec: (work@rvdff.dout)
      |vpiParent:
      \_port: (dout), line:9:31, endln:9:35
      |vpiFullName:work@rvdff.dout
      |vpiActual:
      \_logic_typespec: , line:9:13, endln:9:30
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.rst_l)
      |vpiParent:
      \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_logic_typespec: , line:16:7, endln:16:12
    |vpiName:rst_l
    |vpiFullName:work@dut.rst_l
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.free_clk), line:17:40, endln:17:48
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:free_clk
    |vpiFullName:work@dut.free_clk
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rst_l), line:16:31, endln:16:36
      |vpiParent:
      \_port: (rst_l), line:16:31, endln:16:36
      |vpiName:rst_l
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
    |vpiTypedef:
    \_ref_typespec: (work@dut.rst_l)
      |vpiParent:
      \_port: (rst_l), line:16:31, endln:16:36
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_logic_typespec: , line:16:7, endln:16:12
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiModule:
  \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:freezerfpc_ff
    |vpiFullName:work@dut.freezerfpc_ff
    |vpiParameter:
    \_parameter: (work@dut.freezerfpc_ff.WIDTH), line:3:27, endln:3:32
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dut.freezerfpc_ff.WIDTH)
        |vpiParent:
        \_parameter: (work@dut.freezerfpc_ff.WIDTH), line:3:27, endln:3:32
        |vpiFullName:work@dut.freezerfpc_ff.WIDTH
        |vpiActual:
        \_int_typespec: , line:3:17, endln:3:34
      |vpiName:WIDTH
      |vpiFullName:work@dut.freezerfpc_ff.WIDTH
    |vpiParamAssign:
    \_param_assign: , line:3:27, endln:3:34
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:33, endln:3:34
        |vpiParent:
        \_param_assign: , line:3:27, endln:3:34
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_ref_typespec: (work@dut.freezerfpc_ff)
          |vpiParent:
          \_constant: , line:3:33, endln:3:34
          |vpiFullName:work@dut.freezerfpc_ff
          |vpiActual:
          \_int_typespec: , line:3:17, endln:3:34
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.freezerfpc_ff.WIDTH), line:3:27, endln:3:32
    |vpiDefName:work@rvdff
    |vpiDefFile:${SURELOG_DIR}/tests/PortWildcard/dut.sv
    |vpiDefLineNo:3
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiTypespec:
      \_ref_typespec: (work@dut.freezerfpc_ff.din)
        |vpiParent:
        \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33
        |vpiFullName:work@dut.freezerfpc_ff.din
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:29
      |vpiName:din
      |vpiFullName:work@dut.freezerfpc_ff.din
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiTypespec:
      \_ref_typespec: (work@dut.freezerfpc_ff.clk)
        |vpiParent:
        \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31
        |vpiFullName:work@dut.freezerfpc_ff.clk
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:17
      |vpiName:clk
      |vpiFullName:work@dut.freezerfpc_ff.clk
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiTypespec:
      \_ref_typespec: (work@dut.freezerfpc_ff.rst_l)
        |vpiParent:
        \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41
        |vpiFullName:work@dut.freezerfpc_ff.rst_l
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:17
      |vpiName:rst_l
      |vpiFullName:work@dut.freezerfpc_ff.rst_l
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiTypespec:
      \_ref_typespec: (work@dut.freezerfpc_ff.dout)
        |vpiParent:
        \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35
        |vpiFullName:work@dut.freezerfpc_ff.dout
        |vpiActual:
        \_logic_typespec: , line:9:13, endln:9:30
      |vpiName:dout
      |vpiFullName:work@dut.freezerfpc_ff.dout
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiPort:
    \_port: (din), line:5:30, endln:5:33
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiName:din
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:18:38, endln:18:74
        |vpiParent:
        \_port: (din), line:5:30, endln:5:33
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.din.rfpc_postsync_in), line:18:39, endln:18:55
          |vpiParent:
          \_operation: , line:18:38, endln:18:74
          |vpiName:rfpc_postsync_in
          |vpiFullName:work@dut.freezerfpc_ff.din.rfpc_postsync_in
          |vpiActual:
          \_logic_net: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.din.dma_mem_dccm_req), line:18:57, endln:18:73
          |vpiParent:
          \_operation: , line:18:38, endln:18:74
          |vpiName:dma_mem_dccm_req
          |vpiFullName:work@dut.freezerfpc_ff.din.dma_mem_dccm_req
          |vpiActual:
          \_logic_net: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
      |vpiLowConn:
      \_ref_obj: (work@dut.freezerfpc_ff.din), line:18:34, endln:18:37
        |vpiParent:
        \_port: (din), line:5:30, endln:5:33
        |vpiName:din
        |vpiFullName:work@dut.freezerfpc_ff.din
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33
      |vpiTypedef:
      \_ref_typespec: (work@dut.freezerfpc_ff.din)
        |vpiParent:
        \_port: (din), line:5:30, endln:5:33
        |vpiFullName:work@dut.freezerfpc_ff.din
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:29
      |vpiInstance:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
    |vpiPort:
    \_port: (clk), line:6:28, endln:6:31
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.free_clk), line:17:40, endln:17:48
        |vpiParent:
        \_port: (clk), line:6:28, endln:6:31
        |vpiName:free_clk
        |vpiFullName:work@dut.free_clk
        |vpiActual:
        \_logic_net: (work@dut.free_clk), line:17:40, endln:17:48
      |vpiLowConn:
      \_ref_obj: (work@dut.freezerfpc_ff.clk), line:17:36, endln:17:39
        |vpiParent:
        \_port: (clk), line:6:28, endln:6:31
        |vpiName:clk
        |vpiFullName:work@dut.freezerfpc_ff.clk
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31
      |vpiTypedef:
      \_ref_typespec: (work@dut.freezerfpc_ff.clk)
        |vpiParent:
        \_port: (clk), line:6:28, endln:6:31
        |vpiFullName:work@dut.freezerfpc_ff.clk
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:17
      |vpiInstance:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
    |vpiPort:
    \_port: (rst_l), line:7:36, endln:7:41
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiName:rst_l
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.rst_l), line:17:30, endln:17:31
        |vpiParent:
        \_port: (rst_l), line:7:36, endln:7:41
        |vpiName:rst_l
        |vpiFullName:work@dut.rst_l
        |vpiActual:
        \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
      |vpiLowConn:
      \_ref_obj: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41
        |vpiParent:
        \_port: (rst_l), line:7:36, endln:7:41
        |vpiName:rst_l
        |vpiFullName:work@dut.freezerfpc_ff.rst_l
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41
      |vpiTypedef:
      \_ref_typespec: (work@dut.freezerfpc_ff.rst_l)
        |vpiParent:
        \_port: (rst_l), line:7:36, endln:7:41
        |vpiFullName:work@dut.freezerfpc_ff.rst_l
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:17
      |vpiInstance:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
    |vpiPort:
    \_port: (dout), line:9:31, endln:9:35
      |vpiParent:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
      |vpiName:dout
      |vpiDirection:2
      |vpiHighConn:
      \_operation: , line:19:39, endln:19:74
        |vpiParent:
        \_port: (dout), line:9:31, endln:9:35
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.dout.rfpc_postsync), line:19:40, endln:19:53
          |vpiParent:
          \_operation: , line:19:39, endln:19:74
          |vpiName:rfpc_postsync
          |vpiFullName:work@dut.freezerfpc_ff.dout.rfpc_postsync
          |vpiActual:
          \_logic_net: (work@dut.rfpc_postsync), line:19:40, endln:19:53
        |vpiOperand:
        \_ref_obj: (work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f), line:19:55, endln:19:73
          |vpiParent:
          \_operation: , line:19:39, endln:19:74
          |vpiName:dma_mem_dccm_req_f
          |vpiFullName:work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f
          |vpiActual:
          \_logic_net: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
      |vpiLowConn:
      \_ref_obj: (work@dut.freezerfpc_ff.dout), line:19:34, endln:19:38
        |vpiParent:
        \_port: (dout), line:9:31, endln:9:35
        |vpiName:dout
        |vpiFullName:work@dut.freezerfpc_ff.dout
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35
      |vpiTypedef:
      \_ref_typespec: (work@dut.freezerfpc_ff.dout)
        |vpiParent:
        \_port: (dout), line:9:31, endln:9:35
        |vpiFullName:work@dut.freezerfpc_ff.dout
        |vpiActual:
        \_logic_typespec: , line:9:13, endln:9:30
      |vpiInstance:
      \_module_inst: work@rvdff (work@dut.freezerfpc_ff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:17:3, endln:19:77
\_weaklyReferenced:
\_int_typespec: , line:3:17, endln:3:34
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:16:7, endln:16:12
\_logic_typespec: , line:16:7, endln:16:12
  |vpiParent:
  \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36
\_logic_typespec: , line:5:12, endln:5:29
  |vpiRange:
  \_range: , line:5:18, endln:5:29
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:29
    |vpiLeftRange:
    \_constant: , line:5:19, endln:5:24
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:27, endln:5:28
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:17
\_logic_typespec: , line:7:12, endln:7:17
\_logic_typespec: , line:9:13, endln:9:30
  |vpiRange:
  \_range: , line:9:19, endln:9:30
    |vpiParent:
    \_logic_typespec: , line:9:13, endln:9:30
    |vpiLeftRange:
    \_constant: , line:9:20, endln:9:25
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:28, endln:9:29
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:29
  |vpiParent:
  \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33
  |vpiRange:
  \_range: , line:5:18, endln:5:29
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:29
    |vpiLeftRange:
    \_constant: , line:5:19, endln:5:24
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:27, endln:5:28
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:17
  |vpiParent:
  \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31
\_logic_typespec: , line:7:12, endln:7:17
  |vpiParent:
  \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41
\_logic_typespec: , line:9:13, endln:9:30
  |vpiParent:
  \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35
  |vpiRange:
  \_range: , line:9:19, endln:9:30
    |vpiParent:
    \_logic_typespec: , line:9:13, endln:9:30
    |vpiLeftRange:
    \_constant: , line:9:20, endln:9:25
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:28, endln:9:29
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:7, endln:16:12
\_logic_typespec: , line:5:12, endln:5:29
  |vpiRange:
  \_range: , line:5:18, endln:5:29
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:29
    |vpiLeftRange:
    \_operation: , line:5:19, endln:5:26
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:19, endln:5:24
        |vpiParent:
        \_operation: , line:5:19, endln:5:26
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:25, endln:5:26
        |vpiParent:
        \_operation: , line:5:19, endln:5:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:27, endln:5:28
      |vpiParent:
      \_range: , line:5:18, endln:5:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:17
\_logic_typespec: , line:7:12, endln:7:17
\_logic_typespec: , line:9:13, endln:9:30
  |vpiRange:
  \_range: , line:9:19, endln:9:30
    |vpiParent:
    \_logic_typespec: , line:9:13, endln:9:30
    |vpiLeftRange:
    \_operation: , line:9:20, endln:9:27
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:9:20, endln:9:25
        |vpiParent:
        \_operation: , line:9:20, endln:9:27
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:9:26, endln:9:27
        |vpiParent:
        \_operation: , line:9:20, endln:9:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:28, endln:9:29
      |vpiParent:
      \_range: , line:9:19, endln:9:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:3:17, endln:3:34
  |vpiParent:
  \_ref_typespec: (work@dut.freezerfpc_ff.WIDTH)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortWildcard/builtin.sv | ${SURELOG_DIR}/build/regression/PortWildcard/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/PortWildcard/dut.sv     | ${SURELOG_DIR}/build/regression/PortWildcard/roundtrip/dut_000.sv     | 12 | 21 |
============================== End RoundTrip Results ==============================
