#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\Pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: GGB
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Nov  3 21:45:24 2023
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/PangoPro/tinyriscv/ipcore/pll/pll.idf". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'E:/PangoPro/tinyriscv/ipcore/pll/pll.idf' ...
C: Flow-2008: IP file modified: "E:/PangoPro/tinyriscv/ipcore/pll/pll.idf". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4119: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 161)] Referenced port name 'clkout1' was not defined in module 'pll'
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/core/regs.v". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/core/tinyriscv.v". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4133: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 166)] Connection succ for output of module instantiation is not wire
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4073: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 155)] Assignment target over must be of type reg or genvar
E: Verilog-4073: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 156)] Assignment target succ must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4073: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 155)] Assignment target over must be of type reg or genvar
E: Verilog-4073: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 156)] Assignment target succ must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 176)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04


Process "Compile" started.
Current time: Fri Nov  3 22:04:34 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.405s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 161)] Elaborating instance u_pll
I: Verilog-0003: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 117)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 120)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 121)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 122)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 123)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 124)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 125)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 126)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 127)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 128)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 134)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 135)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 136)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 137)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 138)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 139)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 167)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 166)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 181)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 201)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 214)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 238)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 263)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 304)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 320)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 188)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 200)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 212)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 225)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 282)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 285)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 297)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 303)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 407)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.103s wall, 0.109s user + 0.000s system = 0.109s CPU (106.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.069s wall, 0.078s user + 0.000s system = 0.078s CPU (112.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.634s wall, 0.438s user + 0.188s system = 0.625s CPU (98.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (90.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.062s wall, 0.062s user + 0.000s system = 0.062s CPU (100.5%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.114s wall, 0.078s user + 0.031s system = 0.109s CPU (96.3%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.176s wall, 0.141s user + 0.000s system = 0.141s CPU (79.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:04:39 2023
Action compile: Peak memory pool usage is 160 MB
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 22)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 23)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 24)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 25)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 26)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 27)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 28)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 55)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 56)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 64)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 65)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 66)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 67)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 68)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 176)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'over_r' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ_r' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 


Process "Compile" started.
Current time: Fri Nov  3 22:05:12 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.478s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 161)] Elaborating instance u_pll
I: Verilog-0003: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 117)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 120)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 121)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 122)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 123)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 124)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 125)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 126)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 127)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 128)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 134)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 135)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 136)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 137)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 138)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 139)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 167)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 166)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 181)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 201)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 214)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 238)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 263)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 304)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 320)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 188)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 200)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 212)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 225)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 282)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 285)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 297)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 303)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 407)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 319)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.071s wall, 0.047s user + 0.016s system = 0.062s CPU (87.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.063s wall, 0.062s user + 0.000s system = 0.062s CPU (98.8%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.512s wall, 0.406s user + 0.109s system = 0.516s CPU (100.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.056s wall, 0.047s user + 0.000s system = 0.047s CPU (84.3%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.095s wall, 0.094s user + 0.016s system = 0.109s CPU (115.1%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.165s wall, 0.156s user + 0.016s system = 0.172s CPU (104.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:05:16 2023
Action compile: Peak memory pool usage is 159 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov  3 22:05:16 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 22)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 23)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 24)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 25)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 26)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 27)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 28)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 55)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 56)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 64)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 65)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 66)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 67)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 68)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 176)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:05:19 2023
Action synthesize: Peak memory pool usage is 234 MB
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 22)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 23)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 24)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 25)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 26)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 27)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 28)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 55)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 56)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 64)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 65)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 66)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 67)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 68)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 176)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 


Process "Synthesize" started.
Current time: Fri Nov  3 22:06:03 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 22)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 23)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 24)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 25)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 26)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 27)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 28)] Object 'p:over' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 55)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 56)] Object 'p:succ' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 64)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 65)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 66)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 67)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 68)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 89)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 176)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:06:06 2023
Action synthesize: Peak memory pool usage is 234 MB
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 55)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 56)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 77)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 77)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 93)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 100)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 164)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 75)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 75)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 91)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 98)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 162)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 


Process "Synthesize" started.
Current time: Fri Nov  3 22:06:59 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:clk' can not be found in current view.
Executing : get_ports clk
C: Timing-4002: Port 'clk' is not found.
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
E: CommandTiming-0057: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 75)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 75)] Failed to import constraint "create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}".
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 91)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 98)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 162)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:07:03 2023
Action synthesize: Peak memory pool usage is 235 MB
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:clk' can not be found in current view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 91)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 98)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 162)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.


Process "Synthesize" started.
Current time: Fri Nov  3 22:07:26 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 50)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 52)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 53)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 54)] Object 'p:clk' can not be found in current view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 91)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 98)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 162)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 22:07:29 2023
Action synthesize: Peak memory pool usage is 234 MB
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 86)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 93)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.


Process "Synthesize" started.
Current time: Fri Nov  3 22:07:42 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 86)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 93)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Start pre-mapping.
I: Removed bmsWIDEMUX inst N607 that is redundant to N562
I: Removed bmsPMUX inst N593 that is redundant to N548
I: Removed bmsSUB inst N88 that is redundant to N55
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/clint.v(line number:105)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/div.v(line number:64)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number:97)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 00000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_uart_debug/state[3] u_uart_debug/state[2] u_uart_debug/state[1] u_uart_debug/state[0]
I: to  u_uart_debug/state_13 u_uart_debug/state_12 u_uart_debug/state_11 u_uart_debug/state_10 u_uart_debug/state_9 u_uart_debug/state_8 u_uart_debug/state_7 u_uart_debug/state_6 u_uart_debug/state_5 u_uart_debug/state_4 u_uart_debug/state_3 u_uart_debug/state_2 u_uart_debug/state_1 u_uart_debug/state_0
I: 0001 => 00000000000001
I: 0010 => 00000000000010
I: 0011 => 00000000000100
I: 0100 => 00000000001000
I: 0101 => 00000000010000
I: 0110 => 00000000100000
I: 0111 => 00000001000000
I: 1000 => 00000010000000
I: 1001 => 00000100000000
I: 1010 => 00001000000000
I: 1011 => 00010000000000
I: 1100 => 00100000000000
I: 1101 => 01000000000000
I: 1110 => 10000000000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
W: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number:164)] The forced initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Constant propagation done on spi_0/N228 (bmsWIDEMUX).
I: Constant propagation done on timer_0/N83 (bmsWIDEMUX).
I: Constant propagation done on u_rib/N15 (bmsPMUX).
I: Constant propagation done on u_rib/N57 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_clint/N130 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N276 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/csr_state_fsm[4:0]_2 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N115 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N119 (bmsPMUX).
I: Constant propagation done on u_tinyriscv/u_clint/N133 (bmsPMUX).
W: Removed bmsWIDEDFFRSE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst need_to_rec_bytes[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_rx[31:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.465s wall, 0.375s user + 0.047s system = 0.422s CPU (90.7%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 7 that is stuck at constant 0.
I: Removed bmsWIDEINV inst u_tinyriscv/u_ex/N75 that is redundant to u_tinyriscv/u_div/N52
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_3_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_5_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_6_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_b that is redundant to u_uart_debug/rx_data_3_decode_b
Executing : mod-gen successfully. Time elapsed: 2.864s wall, 2.609s user + 0.172s system = 2.781s CPU (97.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/mem_addr_o[31:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 12.849s wall, 11.391s user + 1.156s system = 12.547s CPU (97.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[62][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_div/op_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/we_o that is redundant to u_tinyriscv/u_clint/waddr_o[8]
W: Removed GTP_DFF_R inst u_uart_debug/write_mem_byte_index[1] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.354s wall, 1.297s user + 0.000s system = 1.297s CPU (95.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 42.714s wall, 42.094s user + 0.234s system = 42.328s CPU (99.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 6.537s wall, 5.984s user + 0.062s system = 6.047s CPU (92.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.494s wall, 0.484s user + 0.000s system = 0.484s CPU (98.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1
W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      13 uses
GTP_DFF_E                    97 uses
GTP_DFF_R                   487 uses
GTP_DFF_RE                  944 uses
GTP_DFF_S                     5 uses
GTP_DFF_SE                    9 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     27 uses
GTP_LUT2                    170 uses
GTP_LUT3                    667 uses
GTP_LUT4                    613 uses
GTP_LUT5                   1252 uses
GTP_LUT5CARRY               896 uses
GTP_LUT5M                  2983 uses
GTP_MUX2LUT6               1142 uses
GTP_MUX2LUT7                515 uses
GTP_MUX2LUT8                256 uses
GTP_PLL_E3                    1 use
GTP_RAM32X1DP               288 uses
GTP_RAM32X1SP              8192 uses

I/O ports: 24
GTP_INBUF                   5 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                 4 uses

Mapping Summary:
Total LUTs: 15088 of 42800 (35.25%)
	LUTs as dram: 8480 of 17000 (49.88%)
	LUTs as logic: 6608
Total Registers: 1555 of 64200 (2.42%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 24 of 296 (8.11%)


Overview of Control Sets:

Number of unique control sets : 66

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 7        | 7                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 11       | 11                0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 38       | 38                0
--------------------------------------------------------------
  The maximum fanout: 173
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 13
  NO              NO                YES                0
  NO              YES               NO                 492
  YES             NO                NO                 97
  YES             NO                YES                0
  YES             YES               NO                 953
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:1m:21s
Action synthesize: CPU time elapsed is 0h:1m:15s
Action synthesize: Process CPU time elapsed is 0h:1m:15s
Current time: Fri Nov  3 22:09:02 2023
Action synthesize: Peak memory pool usage is 656 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov  3 22:09:03 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance gpio_0/gpio_ctrl[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: spi_0/N11.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: spi_0/N14_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: timer_0/N9_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: timer_0/N10.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N67_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N77_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N76.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N113_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N198.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N345.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N523_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N36_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N54_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N107.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N116.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N120_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N177_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N699.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N702_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N906_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N180_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N934_1_0/gateop, insts:21.
I: Infer CARRY group, base inst: u_tinyriscv/u_pc_reg/N10_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N17.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N30.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N7_1_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N21_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_uart_debug/N56.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_uart_debug/N71.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_uart_debug/N98.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N144_4_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_uart_debug/N237_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N291_1_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_uart_debug/N311_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_uart_debug/N342_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N859_6_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/N84_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: uart_0/N85.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N153.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N156_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_tinyriscv/u_clint/N46_1.fsub_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N5_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N4_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 2.16 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 1555      | 64200         | 3                  
| LUT                   | 15088     | 42800         | 36                 
| Distributed RAM       | 8480      | 17000         | 50                 
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 1         | 134           | 1                  
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 24        | 296           | 9                  
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 1         | 5             | 20                 
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 1         | 30            | 4                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Nov  3 22:09:12 2023
Action dev_map: Peak memory pool usage is 499 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov  3 22:09:12 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 7)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 8)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_i[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 22)] Object 'gpio_i[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[1]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 23)] Object 'gpio_i[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[1]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[2]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 24)] Object 'gpio_i[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[2]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[3]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 25)] Object 'gpio_i[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[3]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_uart_debug/rx_data_1/iGopDrm, insts:2.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 36%.
Wirelength after clock region global placement is 112060.
1st GP placement takes 21.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.20 sec.

Pre global placement takes 23.28 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_119_5.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_119_6.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_39_5.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_39_6.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_35_5.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_35_6.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_23_5.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_23_6.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_67_373.
Placed fixed group with base inst gpio_tri[10]/opit_1 on IOL_47_374.
Placed fixed group with base inst gpio_tri[11]/opit_1 on IOL_47_373.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst over_r_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_327_298.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_187_5.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst succ_r_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst uart_debug_pin_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_43_6.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -8829.
	12 iterations finished.
	Final slack -3823.
Super clustering done.
Design Utilization : 36%.
2nd GP placement takes 22.66 sec.

Wirelength after global placement is 114853.
Global placement takes 22.70 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 116893.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -8829.
	12 iterations finished.
	Final slack -3823.
Super clustering done.
Design Utilization : 36%.
3rd GP placement takes 23.81 sec.

Wirelength after post global placement is 120310.
Post global placement takes 23.84 sec.

Phase 4 Legalization started.
The average distance in LP is 5.397835.
Wirelength after legalization is 192101.
Legalization takes 4.33 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -197.
Replication placement takes 2.11 sec.

Wirelength after replication placement is 192101.
Phase 5.2 DP placement started.
Legalized cost -197.000000.
The detailed placement ends at 1th iteration.
DP placement takes 13.08 sec.

Wirelength after detailed placement is 207103.
Timing-driven detailed placement takes 15.22 sec.

Worst slack is 1681, TNS after placement is 0.
Placement done.
Total placement takes 94.30 sec.
Finished placement. (CPU time elapsed 0h:01m:34s)

Routing started.
Building routing graph takes 2.77 sec.
Worst slack is 1681, TNS before global route is 0.
Processing design graph takes 0.94 sec.
Total memory for routing:
	128.447161 M.
Total nets for routing : 14766.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 103 nets, it takes 0.30 sec.
Unrouted nets 62 at the end of iteration 0.
Unrouted nets 39 at the end of iteration 1.
Unrouted nets 31 at the end of iteration 2.
Unrouted nets 25 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 15 at the end of iteration 5.
Unrouted nets 13 at the end of iteration 6.
Unrouted nets 9 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 7 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 7 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 0 at the end of iteration 61.
Global Routing step 2 processed 355 nets, it takes 1.83 sec.
Unrouted nets 249 at the end of iteration 0.
Unrouted nets 182 at the end of iteration 1.
Unrouted nets 156 at the end of iteration 2.
Unrouted nets 130 at the end of iteration 3.
Unrouted nets 131 at the end of iteration 4.
Unrouted nets 117 at the end of iteration 5.
Unrouted nets 101 at the end of iteration 6.
Unrouted nets 108 at the end of iteration 7.
Unrouted nets 94 at the end of iteration 8.
Unrouted nets 81 at the end of iteration 9.
Unrouted nets 85 at the end of iteration 10.
Unrouted nets 66 at the end of iteration 11.
Unrouted nets 61 at the end of iteration 12.
Unrouted nets 63 at the end of iteration 13.
Unrouted nets 56 at the end of iteration 14.
Unrouted nets 41 at the end of iteration 15.
Unrouted nets 36 at the end of iteration 16.
Unrouted nets 24 at the end of iteration 17.
Unrouted nets 19 at the end of iteration 18.
Unrouted nets 20 at the end of iteration 19.
Unrouted nets 16 at the end of iteration 20.
Unrouted nets 13 at the end of iteration 21.
Unrouted nets 9 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 23 at the end of iteration 24.
Unrouted nets 8 at the end of iteration 25.
Unrouted nets 11 at the end of iteration 26.
Unrouted nets 18 at the end of iteration 27.
Unrouted nets 14 at the end of iteration 28.
Unrouted nets 10 at the end of iteration 29.
Unrouted nets 13 at the end of iteration 30.
Unrouted nets 8 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 7 at the end of iteration 33.
Unrouted nets 5 at the end of iteration 34.
Unrouted nets 14 at the end of iteration 35.
Unrouted nets 16 at the end of iteration 36.
Unrouted nets 22 at the end of iteration 37.
Unrouted nets 16 at the end of iteration 38.
Unrouted nets 13 at the end of iteration 39.
Unrouted nets 9 at the end of iteration 40.
Unrouted nets 13 at the end of iteration 41.
Unrouted nets 10 at the end of iteration 42.
Unrouted nets 7 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 0 at the end of iteration 46.
Global Routing step 3 processed 358 nets, it takes 37.83 sec.
Global routing takes 39.98 sec.
Total 22657 subnets.
    forward max bucket size 3137 , backward 3102.
        Unrouted nets 18207 at the end of iteration 0.
    route iteration 0, CPU time elapsed 7.859375 sec.
    forward max bucket size 3272 , backward 3093.
        Unrouted nets 16584 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.656250 sec.
    forward max bucket size 3102 , backward 3052.
        Unrouted nets 15144 at the end of iteration 2.
    route iteration 2, CPU time elapsed 5.031250 sec.
    forward max bucket size 2987 , backward 2972.
        Unrouted nets 14019 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.843750 sec.
    forward max bucket size 2972 , backward 2873.
        Unrouted nets 13072 at the end of iteration 4.
    route iteration 4, CPU time elapsed 6.703125 sec.
    forward max bucket size 3461 , backward 3644.
        Unrouted nets 12004 at the end of iteration 5.
    route iteration 5, CPU time elapsed 9.312500 sec.
    forward max bucket size 5437 , backward 3408.
        Unrouted nets 10782 at the end of iteration 6.
    route iteration 6, CPU time elapsed 7.312500 sec.
    forward max bucket size 5230 , backward 3244.
        Unrouted nets 9326 at the end of iteration 7.
    route iteration 7, CPU time elapsed 7.031250 sec.
    forward max bucket size 4844 , backward 2873.
        Unrouted nets 8057 at the end of iteration 8.
    route iteration 8, CPU time elapsed 6.515625 sec.
    forward max bucket size 3799 , backward 2827.
        Unrouted nets 6974 at the end of iteration 9.
    route iteration 9, CPU time elapsed 6.468750 sec.
    forward max bucket size 2729 , backward 2749.
        Unrouted nets 6078 at the end of iteration 10.
    route iteration 10, CPU time elapsed 6.015625 sec.
    forward max bucket size 2749 , backward 3142.
        Unrouted nets 5418 at the end of iteration 11.
    route iteration 11, CPU time elapsed 5.546875 sec.
    forward max bucket size 2474 , backward 2650.
        Unrouted nets 4690 at the end of iteration 12.
    route iteration 12, CPU time elapsed 4.781250 sec.
    forward max bucket size 1412 , backward 3494.
        Unrouted nets 4161 at the end of iteration 13.
    route iteration 13, CPU time elapsed 4.828125 sec.
    forward max bucket size 878 , backward 4129.
        Unrouted nets 3764 at the end of iteration 14.
    route iteration 14, CPU time elapsed 4.375000 sec.
    forward max bucket size 751 , backward 4572.
        Unrouted nets 3398 at the end of iteration 15.
    route iteration 15, CPU time elapsed 4.093750 sec.
    forward max bucket size 2529 , backward 2291.
        Unrouted nets 3112 at the end of iteration 16.
    route iteration 16, CPU time elapsed 4.140625 sec.
    forward max bucket size 1383 , backward 3204.
        Unrouted nets 2886 at the end of iteration 17.
    route iteration 17, CPU time elapsed 4.218750 sec.
    forward max bucket size 656 , backward 2301.
        Unrouted nets 2643 at the end of iteration 18.
    route iteration 18, CPU time elapsed 3.078125 sec.
    forward max bucket size 3273 , backward 2761.
        Unrouted nets 2516 at the end of iteration 19.
    route iteration 19, CPU time elapsed 3.265625 sec.
    forward max bucket size 2275 , backward 3293.
        Unrouted nets 2360 at the end of iteration 20.
    route iteration 20, CPU time elapsed 3.156250 sec.
    forward max bucket size 3189 , backward 2728.
        Unrouted nets 2228 at the end of iteration 21.
    route iteration 21, CPU time elapsed 2.968750 sec.
    forward max bucket size 651 , backward 3576.
        Unrouted nets 2086 at the end of iteration 22.
    route iteration 22, CPU time elapsed 3.000000 sec.
    forward max bucket size 3144 , backward 2700.
        Unrouted nets 1998 at the end of iteration 23.
    route iteration 23, CPU time elapsed 2.687500 sec.
    forward max bucket size 3255 , backward 2710.
        Unrouted nets 1837 at the end of iteration 24.
    route iteration 24, CPU time elapsed 2.796875 sec.
    forward max bucket size 3194 , backward 2693.
        Unrouted nets 1765 at the end of iteration 25.
    route iteration 25, CPU time elapsed 2.750000 sec.
    forward max bucket size 3177 , backward 2690.
        Unrouted nets 1727 at the end of iteration 26.
    route iteration 26, CPU time elapsed 3.218750 sec.
    forward max bucket size 3183 , backward 2681.
        Unrouted nets 1582 at the end of iteration 27.
    route iteration 27, CPU time elapsed 2.109375 sec.
    forward max bucket size 3238 , backward 2686.
        Unrouted nets 1502 at the end of iteration 28.
    route iteration 28, CPU time elapsed 2.281250 sec.
    forward max bucket size 1415 , backward 995.
        Unrouted nets 1418 at the end of iteration 29.
    route iteration 29, CPU time elapsed 2.359375 sec.
    forward max bucket size 362 , backward 409.
        Unrouted nets 1363 at the end of iteration 30.
    route iteration 30, CPU time elapsed 2.046875 sec.
    forward max bucket size 1523 , backward 656.
        Unrouted nets 1321 at the end of iteration 31.
    route iteration 31, CPU time elapsed 2.000000 sec.
    forward max bucket size 1632 , backward 344.
        Unrouted nets 1258 at the end of iteration 32.
    route iteration 32, CPU time elapsed 1.921875 sec.
    forward max bucket size 650 , backward 2868.
        Unrouted nets 1155 at the end of iteration 33.
    route iteration 33, CPU time elapsed 1.828125 sec.
    forward max bucket size 1020 , backward 1258.
        Unrouted nets 1104 at the end of iteration 34.
    route iteration 34, CPU time elapsed 1.781250 sec.
    forward max bucket size 1141 , backward 357.
        Unrouted nets 1075 at the end of iteration 35.
    route iteration 35, CPU time elapsed 1.671875 sec.
    forward max bucket size 496 , backward 475.
        Unrouted nets 1004 at the end of iteration 36.
    route iteration 36, CPU time elapsed 1.593750 sec.
    forward max bucket size 2840 , backward 306.
        Unrouted nets 955 at the end of iteration 37.
    route iteration 37, CPU time elapsed 1.515625 sec.
    forward max bucket size 2745 , backward 456.
        Unrouted nets 837 at the end of iteration 38.
    route iteration 38, CPU time elapsed 1.375000 sec.
    forward max bucket size 1313 , backward 2602.
        Unrouted nets 804 at the end of iteration 39.
    route iteration 39, CPU time elapsed 1.328125 sec.
    forward max bucket size 233 , backward 283.
        Unrouted nets 799 at the end of iteration 40.
    route iteration 40, CPU time elapsed 1.359375 sec.
    forward max bucket size 166 , backward 2295.
        Unrouted nets 817 at the end of iteration 41.
    route iteration 41, CPU time elapsed 1.156250 sec.
    forward max bucket size 202 , backward 3369.
        Unrouted nets 783 at the end of iteration 42.
    route iteration 42, CPU time elapsed 1.203125 sec.
    forward max bucket size 330 , backward 240.
        Unrouted nets 781 at the end of iteration 43.
    route iteration 43, CPU time elapsed 1.062500 sec.
    forward max bucket size 654 , backward 228.
        Unrouted nets 807 at the end of iteration 44.
    route iteration 44, CPU time elapsed 1.125000 sec.
    forward max bucket size 463 , backward 271.
        Unrouted nets 771 at the end of iteration 45.
    route iteration 45, CPU time elapsed 1.046875 sec.
    forward max bucket size 2457 , backward 2621.
        Unrouted nets 769 at the end of iteration 46.
    route iteration 46, CPU time elapsed 1.093750 sec.
    forward max bucket size 304 , backward 230.
        Unrouted nets 721 at the end of iteration 47.
    route iteration 47, CPU time elapsed 1.000000 sec.
    forward max bucket size 152 , backward 532.
        Unrouted nets 682 at the end of iteration 48.
    route iteration 48, CPU time elapsed 1.031250 sec.
    forward max bucket size 252 , backward 517.
        Unrouted nets 637 at the end of iteration 49.
    route iteration 49, CPU time elapsed 1.078125 sec.
    forward max bucket size 492 , backward 2515.
        Unrouted nets 606 at the end of iteration 50.
    route iteration 50, CPU time elapsed 1.015625 sec.
    forward max bucket size 492 , backward 2861.
        Unrouted nets 597 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.890625 sec.
    forward max bucket size 186 , backward 759.
        Unrouted nets 594 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.828125 sec.
    forward max bucket size 182 , backward 370.
        Unrouted nets 546 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.843750 sec.
    forward max bucket size 145 , backward 359.
        Unrouted nets 517 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.937500 sec.
    forward max bucket size 450 , backward 517.
        Unrouted nets 527 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.843750 sec.
    forward max bucket size 216 , backward 325.
        Unrouted nets 486 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.828125 sec.
    forward max bucket size 392 , backward 578.
        Unrouted nets 490 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.671875 sec.
    forward max bucket size 152 , backward 733.
        Unrouted nets 471 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.578125 sec.
    forward max bucket size 259 , backward 693.
        Unrouted nets 416 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.609375 sec.
    forward max bucket size 176 , backward 315.
        Unrouted nets 456 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.593750 sec.
    forward max bucket size 394 , backward 478.
        Unrouted nets 436 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.593750 sec.
    forward max bucket size 344 , backward 312.
        Unrouted nets 421 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.781250 sec.
    forward max bucket size 422 , backward 530.
        Unrouted nets 385 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.765625 sec.
    forward max bucket size 445 , backward 342.
        Unrouted nets 341 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.640625 sec.
    forward max bucket size 297 , backward 363.
        Unrouted nets 319 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.437500 sec.
    forward max bucket size 252 , backward 225.
        Unrouted nets 362 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.500000 sec.
    forward max bucket size 963 , backward 257.
        Unrouted nets 366 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.546875 sec.
    forward max bucket size 1208 , backward 156.
        Unrouted nets 359 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.546875 sec.
    forward max bucket size 974 , backward 110.
        Unrouted nets 345 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.453125 sec.
    forward max bucket size 239 , backward 362.
        Unrouted nets 313 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.562500 sec.
    forward max bucket size 284 , backward 153.
        Unrouted nets 307 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.500000 sec.
    forward max bucket size 1314 , backward 181.
        Unrouted nets 283 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.515625 sec.
    forward max bucket size 1308 , backward 190.
        Unrouted nets 284 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.531250 sec.
    forward max bucket size 539 , backward 148.
        Unrouted nets 262 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.437500 sec.
    forward max bucket size 586 , backward 179.
        Unrouted nets 252 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.421875 sec.
    forward max bucket size 644 , backward 429.
        Unrouted nets 258 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.453125 sec.
    forward max bucket size 848 , backward 275.
        Unrouted nets 268 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.453125 sec.
    forward max bucket size 466 , backward 252.
        Unrouted nets 246 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.453125 sec.
    forward max bucket size 2000 , backward 2592.
        Unrouted nets 254 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.484375 sec.
    forward max bucket size 1631 , backward 2592.
        Unrouted nets 262 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.546875 sec.
    forward max bucket size 1637 , backward 2592.
        Unrouted nets 250 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.500000 sec.
    forward max bucket size 1621 , backward 2592.
        Unrouted nets 216 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.390625 sec.
    forward max bucket size 1630 , backward 2592.
        Unrouted nets 205 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.406250 sec.
    forward max bucket size 346 , backward 290.
        Unrouted nets 223 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.375000 sec.
    forward max bucket size 227 , backward 228.
        Unrouted nets 220 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.312500 sec.
    forward max bucket size 351 , backward 459.
        Unrouted nets 200 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.359375 sec.
    forward max bucket size 560 , backward 459.
        Unrouted nets 207 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.296875 sec.
    forward max bucket size 473 , backward 175.
        Unrouted nets 194 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.328125 sec.
    forward max bucket size 422 , backward 96.
        Unrouted nets 184 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.328125 sec.
    forward max bucket size 448 , backward 744.
        Unrouted nets 180 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.296875 sec.
    forward max bucket size 426 , backward 192.
        Unrouted nets 182 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.343750 sec.
    forward max bucket size 159 , backward 102.
        Unrouted nets 178 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.328125 sec.
    forward max bucket size 2239 , backward 2037.
        Unrouted nets 181 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.312500 sec.
    forward max bucket size 2239 , backward 2036.
        Unrouted nets 192 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.312500 sec.
    forward max bucket size 2243 , backward 2023.
        Unrouted nets 174 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.296875 sec.
    forward max bucket size 363 , backward 155.
        Unrouted nets 204 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.359375 sec.
    forward max bucket size 199 , backward 153.
        Unrouted nets 208 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.406250 sec.
    forward max bucket size 277 , backward 113.
        Unrouted nets 203 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.343750 sec.
    forward max bucket size 1121 , backward 679.
        Unrouted nets 214 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.312500 sec.
    forward max bucket size 1465 , backward 665.
        Unrouted nets 223 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.375000 sec.
    forward max bucket size 414 , backward 219.
        Unrouted nets 210 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.328125 sec.
    forward max bucket size 227 , backward 151.
        Unrouted nets 208 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.328125 sec.
    forward max bucket size 220 , backward 224.
        Unrouted nets 216 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.500000 sec.
    forward max bucket size 316 , backward 153.
        Unrouted nets 219 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.500000 sec.
    forward max bucket size 1941 , backward 2591.
        Unrouted nets 199 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.484375 sec.
    forward max bucket size 1863 , backward 2591.
        Unrouted nets 203 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.484375 sec.
    forward max bucket size 1416 , backward 1018.
        Unrouted nets 195 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.375000 sec.
    forward max bucket size 1553 , backward 1011.
        Unrouted nets 192 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.359375 sec.
    forward max bucket size 1596 , backward 1027.
        Unrouted nets 177 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.421875 sec.
    forward max bucket size 1607 , backward 942.
        Unrouted nets 161 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.375000 sec.
    forward max bucket size 1586 , backward 858.
        Unrouted nets 159 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.343750 sec.
    forward max bucket size 336 , backward 410.
        Unrouted nets 138 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.390625 sec.
    forward max bucket size 82 , backward 109.
        Unrouted nets 141 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.343750 sec.
    forward max bucket size 1507 , backward 1487.
        Unrouted nets 147 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.375000 sec.
    forward max bucket size 132 , backward 76.
        Unrouted nets 154 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.265625 sec.
    forward max bucket size 477 , backward 607.
        Unrouted nets 164 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.375000 sec.
    forward max bucket size 131 , backward 111.
        Unrouted nets 142 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.281250 sec.
    forward max bucket size 173 , backward 110.
        Unrouted nets 156 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.296875 sec.
    forward max bucket size 182 , backward 199.
        Unrouted nets 143 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.359375 sec.
    forward max bucket size 211 , backward 233.
        Unrouted nets 150 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.328125 sec.
    forward max bucket size 82 , backward 218.
        Unrouted nets 131 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.296875 sec.
    forward max bucket size 103 , backward 264.
        Unrouted nets 130 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.250000 sec.
    forward max bucket size 107 , backward 269.
        Unrouted nets 131 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.296875 sec.
    forward max bucket size 86 , backward 87.
        Unrouted nets 149 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.296875 sec.
    forward max bucket size 191 , backward 170.
        Unrouted nets 145 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.312500 sec.
    forward max bucket size 226 , backward 167.
        Unrouted nets 133 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.296875 sec.
    forward max bucket size 209 , backward 93.
        Unrouted nets 120 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.250000 sec.
    forward max bucket size 200 , backward 99.
        Unrouted nets 119 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.281250 sec.
    forward max bucket size 179 , backward 135.
        Unrouted nets 120 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.296875 sec.
    forward max bucket size 105 , backward 99.
        Unrouted nets 113 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.265625 sec.
    forward max bucket size 167 , backward 111.
        Unrouted nets 93 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.281250 sec.
    forward max bucket size 226 , backward 110.
        Unrouted nets 91 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.234375 sec.
    forward max bucket size 134 , backward 108.
        Unrouted nets 82 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.265625 sec.
    forward max bucket size 184 , backward 263.
        Unrouted nets 75 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.265625 sec.
    forward max bucket size 83 , backward 72.
        Unrouted nets 88 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.234375 sec.
    forward max bucket size 74 , backward 73.
        Unrouted nets 74 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.250000 sec.
    forward max bucket size 84 , backward 140.
        Unrouted nets 74 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.218750 sec.
    forward max bucket size 48 , backward 204.
        Unrouted nets 89 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.203125 sec.
    forward max bucket size 101 , backward 90.
        Unrouted nets 80 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.218750 sec.
    forward max bucket size 200 , backward 122.
        Unrouted nets 73 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.218750 sec.
    forward max bucket size 98 , backward 131.
        Unrouted nets 75 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.218750 sec.
    forward max bucket size 124 , backward 121.
        Unrouted nets 76 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.218750 sec.
    forward max bucket size 151 , backward 146.
        Unrouted nets 64 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.265625 sec.
    forward max bucket size 179 , backward 69.
        Unrouted nets 70 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.234375 sec.
    forward max bucket size 238 , backward 147.
        Unrouted nets 81 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.296875 sec.
    forward max bucket size 337 , backward 119.
        Unrouted nets 86 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.328125 sec.
    forward max bucket size 356 , backward 186.
        Unrouted nets 70 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.281250 sec.
    forward max bucket size 520 , backward 112.
        Unrouted nets 77 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.296875 sec.
    forward max bucket size 84 , backward 200.
        Unrouted nets 77 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.234375 sec.
    forward max bucket size 65 , backward 64.
        Unrouted nets 95 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.265625 sec.
    forward max bucket size 128 , backward 248.
        Unrouted nets 81 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.296875 sec.
    forward max bucket size 100 , backward 274.
        Unrouted nets 84 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.296875 sec.
    forward max bucket size 88 , backward 137.
        Unrouted nets 62 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.203125 sec.
    forward max bucket size 96 , backward 154.
        Unrouted nets 53 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.203125 sec.
    forward max bucket size 243 , backward 173.
        Unrouted nets 59 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.203125 sec.
    forward max bucket size 76 , backward 76.
        Unrouted nets 72 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.234375 sec.
    forward max bucket size 73 , backward 75.
        Unrouted nets 65 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.234375 sec.
    forward max bucket size 96 , backward 109.
        Unrouted nets 67 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.234375 sec.
    forward max bucket size 176 , backward 206.
        Unrouted nets 65 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.234375 sec.
    forward max bucket size 104 , backward 111.
        Unrouted nets 51 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.187500 sec.
    forward max bucket size 73 , backward 95.
        Unrouted nets 50 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.187500 sec.
    forward max bucket size 83 , backward 114.
        Unrouted nets 52 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.187500 sec.
    forward max bucket size 70 , backward 76.
        Unrouted nets 44 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.156250 sec.
    forward max bucket size 86 , backward 89.
        Unrouted nets 40 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.171875 sec.
    forward max bucket size 101 , backward 93.
        Unrouted nets 42 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.156250 sec.
    forward max bucket size 166 , backward 58.
        Unrouted nets 44 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.187500 sec.
    forward max bucket size 152 , backward 103.
        Unrouted nets 42 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.156250 sec.
    forward max bucket size 138 , backward 63.
        Unrouted nets 29 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.156250 sec.
    forward max bucket size 63 , backward 104.
        Unrouted nets 32 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.171875 sec.
    forward max bucket size 186 , backward 84.
        Unrouted nets 27 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.156250 sec.
    forward max bucket size 183 , backward 77.
        Unrouted nets 22 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.140625 sec.
    forward max bucket size 183 , backward 37.
        Unrouted nets 25 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.140625 sec.
    forward max bucket size 193 , backward 38.
        Unrouted nets 21 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.140625 sec.
    forward max bucket size 150 , backward 36.
        Unrouted nets 28 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.140625 sec.
    forward max bucket size 50 , backward 37.
        Unrouted nets 17 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.140625 sec.
    forward max bucket size 57 , backward 79.
        Unrouted nets 24 at the end of iteration 176.
    route iteration 176, CPU time elapsed 0.171875 sec.
    forward max bucket size 56 , backward 51.
        Unrouted nets 25 at the end of iteration 177.
    route iteration 177, CPU time elapsed 0.171875 sec.
    forward max bucket size 55 , backward 39.
        Unrouted nets 21 at the end of iteration 178.
    route iteration 178, CPU time elapsed 0.156250 sec.
    forward max bucket size 51 , backward 27.
        Unrouted nets 14 at the end of iteration 179.
    route iteration 179, CPU time elapsed 0.156250 sec.
    forward max bucket size 386 , backward 48.
        Unrouted nets 20 at the end of iteration 180.
    route iteration 180, CPU time elapsed 0.171875 sec.
    forward max bucket size 398 , backward 48.
        Unrouted nets 24 at the end of iteration 181.
    route iteration 181, CPU time elapsed 0.156250 sec.
    forward max bucket size 412 , backward 48.
        Unrouted nets 33 at the end of iteration 182.
    route iteration 182, CPU time elapsed 0.156250 sec.
    forward max bucket size 412 , backward 48.
        Unrouted nets 28 at the end of iteration 183.
    route iteration 183, CPU time elapsed 0.171875 sec.
    forward max bucket size 448 , backward 48.
        Unrouted nets 34 at the end of iteration 184.
    route iteration 184, CPU time elapsed 0.203125 sec.
    forward max bucket size 165 , backward 66.
        Unrouted nets 39 at the end of iteration 185.
    route iteration 185, CPU time elapsed 0.218750 sec.
    forward max bucket size 62 , backward 47.
        Unrouted nets 38 at the end of iteration 186.
    route iteration 186, CPU time elapsed 0.171875 sec.
    forward max bucket size 120 , backward 80.
        Unrouted nets 35 at the end of iteration 187.
    route iteration 187, CPU time elapsed 0.171875 sec.
    forward max bucket size 120 , backward 188.
        Unrouted nets 28 at the end of iteration 188.
    route iteration 188, CPU time elapsed 0.156250 sec.
    forward max bucket size 77 , backward 51.
        Unrouted nets 29 at the end of iteration 189.
    route iteration 189, CPU time elapsed 0.171875 sec.
    forward max bucket size 46 , backward 31.
        Unrouted nets 24 at the end of iteration 190.
    route iteration 190, CPU time elapsed 0.156250 sec.
    forward max bucket size 39 , backward 43.
        Unrouted nets 23 at the end of iteration 191.
    route iteration 191, CPU time elapsed 0.140625 sec.
    forward max bucket size 71 , backward 33.
        Unrouted nets 15 at the end of iteration 192.
    route iteration 192, CPU time elapsed 0.156250 sec.
    forward max bucket size 59 , backward 27.
        Unrouted nets 10 at the end of iteration 193.
    route iteration 193, CPU time elapsed 0.140625 sec.
    forward max bucket size 74 , backward 84.
        Unrouted nets 17 at the end of iteration 194.
    route iteration 194, CPU time elapsed 0.140625 sec.
    forward max bucket size 33 , backward 45.
        Unrouted nets 14 at the end of iteration 195.
    route iteration 195, CPU time elapsed 0.156250 sec.
    forward max bucket size 61 , backward 40.
        Unrouted nets 14 at the end of iteration 196.
    route iteration 196, CPU time elapsed 0.140625 sec.
    forward max bucket size 54 , backward 54.
        Unrouted nets 15 at the end of iteration 197.
    route iteration 197, CPU time elapsed 0.140625 sec.
    forward max bucket size 85 , backward 83.
        Unrouted nets 22 at the end of iteration 198.
    route iteration 198, CPU time elapsed 0.171875 sec.
    forward max bucket size 109 , backward 87.
        Unrouted nets 14 at the end of iteration 199.
    route iteration 199, CPU time elapsed 0.171875 sec.
    forward max bucket size 99 , backward 276.
        Unrouted nets 14 at the end of iteration 200.
    route iteration 200, CPU time elapsed 0.156250 sec.
    forward max bucket size 54 , backward 42.
        Unrouted nets 16 at the end of iteration 201.
    route iteration 201, CPU time elapsed 0.171875 sec.
    forward max bucket size 184 , backward 41.
        Unrouted nets 11 at the end of iteration 202.
    route iteration 202, CPU time elapsed 0.140625 sec.
    forward max bucket size 142 , backward 37.
        Unrouted nets 8 at the end of iteration 203.
    route iteration 203, CPU time elapsed 0.156250 sec.
    forward max bucket size 85 , backward 86.
        Unrouted nets 30 at the end of iteration 204.
    route iteration 204, CPU time elapsed 0.187500 sec.
    forward max bucket size 85 , backward 96.
        Unrouted nets 33 at the end of iteration 205.
    route iteration 205, CPU time elapsed 0.171875 sec.
    forward max bucket size 159 , backward 94.
        Unrouted nets 30 at the end of iteration 206.
    route iteration 206, CPU time elapsed 0.187500 sec.
    forward max bucket size 139 , backward 92.
        Unrouted nets 31 at the end of iteration 207.
    route iteration 207, CPU time elapsed 0.171875 sec.
    forward max bucket size 141 , backward 61.
        Unrouted nets 22 at the end of iteration 208.
    route iteration 208, CPU time elapsed 0.171875 sec.
    forward max bucket size 58 , backward 87.
        Unrouted nets 14 at the end of iteration 209.
    route iteration 209, CPU time elapsed 0.125000 sec.
    forward max bucket size 62 , backward 41.
        Unrouted nets 9 at the end of iteration 210.
    route iteration 210, CPU time elapsed 0.125000 sec.
    forward max bucket size 16 , backward 23.
        Unrouted nets 3 at the end of iteration 211.
    route iteration 211, CPU time elapsed 0.125000 sec.
    forward max bucket size 25 , backward 37.
        Unrouted nets 4 at the end of iteration 212.
    route iteration 212, CPU time elapsed 0.125000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 213.
    route iteration 213, CPU time elapsed 0.125000 sec.
    forward max bucket size 7 , backward 9.
        Unrouted nets 2 at the end of iteration 214.
    route iteration 214, CPU time elapsed 0.140625 sec.
    forward max bucket size 21 , backward 13.
        Unrouted nets 2 at the end of iteration 215.
    route iteration 215, CPU time elapsed 0.109375 sec.
    forward max bucket size 30 , backward 24.
        Unrouted nets 4 at the end of iteration 216.
    route iteration 216, CPU time elapsed 0.140625 sec.
    forward max bucket size 28 , backward 23.
        Unrouted nets 2 at the end of iteration 217.
    route iteration 217, CPU time elapsed 0.140625 sec.
    forward max bucket size 41 , backward 35.
        Unrouted nets 3 at the end of iteration 218.
    route iteration 218, CPU time elapsed 0.125000 sec.
    forward max bucket size 24 , backward 32.
        Unrouted nets 4 at the end of iteration 219.
    route iteration 219, CPU time elapsed 0.125000 sec.
    forward max bucket size 36 , backward 59.
        Unrouted nets 7 at the end of iteration 220.
    route iteration 220, CPU time elapsed 0.125000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 3 at the end of iteration 221.
    route iteration 221, CPU time elapsed 0.125000 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 2 at the end of iteration 222.
    route iteration 222, CPU time elapsed 0.125000 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 223.
    route iteration 223, CPU time elapsed 0.125000 sec.
    forward max bucket size 90 , backward 88.
        Unrouted nets 3 at the end of iteration 224.
    route iteration 224, CPU time elapsed 0.140625 sec.
    forward max bucket size 46 , backward 23.
        Unrouted nets 2 at the end of iteration 225.
    route iteration 225, CPU time elapsed 0.109375 sec.
    forward max bucket size 50 , backward 34.
        Unrouted nets 5 at the end of iteration 226.
    route iteration 226, CPU time elapsed 0.125000 sec.
    forward max bucket size 43 , backward 17.
        Unrouted nets 4 at the end of iteration 227.
    route iteration 227, CPU time elapsed 0.156250 sec.
    forward max bucket size 80 , backward 50.
        Unrouted nets 6 at the end of iteration 228.
    route iteration 228, CPU time elapsed 0.156250 sec.
    forward max bucket size 82 , backward 39.
        Unrouted nets 7 at the end of iteration 229.
    route iteration 229, CPU time elapsed 0.140625 sec.
    forward max bucket size 82 , backward 75.
        Unrouted nets 11 at the end of iteration 230.
    route iteration 230, CPU time elapsed 0.156250 sec.
    forward max bucket size 83 , backward 74.
        Unrouted nets 2 at the end of iteration 231.
    route iteration 231, CPU time elapsed 0.140625 sec.
    forward max bucket size 90 , backward 59.
        Unrouted nets 2 at the end of iteration 232.
    route iteration 232, CPU time elapsed 0.125000 sec.
    forward max bucket size 90 , backward 71.
        Unrouted nets 6 at the end of iteration 233.
    route iteration 233, CPU time elapsed 0.140625 sec.
    forward max bucket size 65 , backward 45.
        Unrouted nets 11 at the end of iteration 234.
    route iteration 234, CPU time elapsed 0.140625 sec.
    forward max bucket size 65 , backward 41.
        Unrouted nets 13 at the end of iteration 235.
    route iteration 235, CPU time elapsed 0.140625 sec.
    forward max bucket size 40 , backward 59.
        Unrouted nets 11 at the end of iteration 236.
    route iteration 236, CPU time elapsed 0.140625 sec.
    forward max bucket size 23 , backward 87.
        Unrouted nets 4 at the end of iteration 237.
    route iteration 237, CPU time elapsed 0.140625 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 2 at the end of iteration 238.
    route iteration 238, CPU time elapsed 0.140625 sec.
    forward max bucket size 75 , backward 18.
        Unrouted nets 0 at the end of iteration 239.
    route iteration 239, CPU time elapsed 0.140625 sec.
Detailed routing takes 239 iterations
Detailed routing takes 240.75 sec.
Start fix hold violation.
Build tmp routing results takes 0.44 sec.
Timing analysis takes 3.91 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 48.
Incremental timing analysis takes 3.55 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 8.55 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.47 sec.
Used SRB routing arc is 354855.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 295.31 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 4         | 84            | 5                  
| Use of BKCL              | 3         | 4             | 75                 
| Use of CLMA              | 1615      | 6450          | 26                 
|   FF                     | 1413      | 38700         | 4                  
|   LUT                    | 5613      | 25800         | 22                 
|   LUT-FF pairs           | 1017      | 25800         | 4                  
| Use of CLMS              | 3283      | 4250          | 78                 
|   FF                     | 142       | 25500         | 1                  
|   LUT                    | 10010     | 17000         | 59                 
|   LUT-FF pairs           | 14        | 17000         | 1                  
|   Distributed RAM        | 8480      | 17000         | 50                 
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 0         | 10            | 0                  
| Use of DQSL              | 0         | 18            | 0                  
| Use of DRM               | 1         | 134           | 1                  
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 182       | 6672          | 3                  
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 24        | 296           | 9                  
|   IOBD                   | 11        | 64            | 18                 
|   IOBR_LR                | 0         | 7             | 0                  
|   IOBR_TB                | 1         | 8             | 13                 
|   IOBS_LR                | 3         | 161           | 2                  
|   IOBS_TB                | 9         | 56            | 17                 
| Use of IOCKDIV           | 0         | 20            | 0                  
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 0         | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 24        | 400           | 6                  
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 1         | 5             | 20                 
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 0         | 24            | 0                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 0         | 2             | 0                  
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 1         | 30            | 4                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:04m:55s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:07m:01s)
Action pnr: Real time elapsed is 0h:7m:15s
Action pnr: CPU time elapsed is 0h:7m:2s
Action pnr: Process CPU time elapsed is 0h:7m:2s
Current time: Fri Nov  3 22:16:26 2023
Action pnr: Peak memory pool usage is 1,728 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov  3 22:16:26 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:27s
Action report_timing: CPU time elapsed is 0h:0m:17s
Action report_timing: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Nov  3 22:16:52 2023
Action report_timing: Peak memory pool usage is 1,294 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov  3 22:16:53 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.640625 sec.
Generating architecture configuration.
The bitstream file is "E:/PangoPro/tinyriscv/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 25.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:51s
Action gen_bit_stream: CPU time elapsed is 0h:0m:30s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:30s
Current time: Fri Nov  3 22:17:43 2023
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
IP Compiler exited.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] | Port gpio_i[0] has been placed at location K18, whose type is share pin.
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 275)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 278)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 281)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 284)] Identifier gpio_i is not declared
E: Parsing ERROR.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 278)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 281)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 284)] Identifier gpio_i is not declared
E: Parsing ERROR.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04


Process "Compile" started.
Current time: Fri Nov  3 23:40:53 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 278)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 281)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 284)] Identifier gpio_i is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov  3 23:40:56 2023
Action compile: Peak memory pool usage is 128 MB
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 


Process "Compile" started.
Current time: Fri Nov  3 23:41:17 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.479s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 160)] Elaborating instance u_pll
I: Verilog-0003: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 117)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 120)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 121)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 122)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 123)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 124)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 125)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 126)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 127)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 128)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 134)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 135)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 136)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 137)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 138)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 139)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 166)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 166)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 181)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 201)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 214)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 238)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 263)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 304)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 320)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 141)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 152)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 187)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 199)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 211)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 224)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 263)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 266)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 269)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 272)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 275)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 278)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 281)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 284)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 287)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 296)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 302)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 318)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 406)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 318)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 318)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 318)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 318)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.083s wall, 0.062s user + 0.031s system = 0.094s CPU (112.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.076s wall, 0.062s user + 0.000s system = 0.062s CPU (82.8%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 50)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.639s wall, 0.438s user + 0.172s system = 0.609s CPU (95.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (95.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.061s wall, 0.047s user + 0.000s system = 0.047s CPU (77.2%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.093s wall, 0.047s user + 0.000s system = 0.047s CPU (50.6%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.177s wall, 0.172s user + 0.000s system = 0.172s CPU (97.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 23:41:21 2023
Action compile: Peak memory pool usage is 159 MB
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports sys_clk
W: UiWgt-4053: Flow is running.
W: UiWgt-4053: Flow is running.
W: UiWgt-4065: Execute 'get_ports {sys_clk}' failed.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] Failed to import constraint "create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}".
Executing : get_ports sys_clk
W: UiWgt-4053: Flow is running.
W: UiWgt-4053: Flow is running.
W: UiWgt-4065: Execute 'get_ports {sys_clk}' failed.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 71)] Failed to import constraint "create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1".
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 142)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 143)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 144)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 145)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 146)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 149)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 150)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 151)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 155)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 156)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 160)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 161)] Object 'p:gpio_i[0]' can not be found in current view.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
W: ConstraintEditor-4019: Port 'gpio[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio[15]' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 


Process "Synthesize" started.
Current time: Fri Nov  3 23:42:11 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 142)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 143)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 144)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 145)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 146)] Object 'p:gpio_i[3]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 149)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 150)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 151)] Object 'p:gpio_i[2]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 155)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 156)] Object 'p:gpio_i[1]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 160)] Object 'p:gpio_i[0]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 161)] Object 'p:gpio_i[0]' can not be found in current view.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Nov  3 23:42:15 2023
Action synthesize: Peak memory pool usage is 235 MB
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.


Process "Synthesize" started.
Current time: Fri Nov  3 23:42:29 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1
Executing : create_generated_clock -name clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 1 successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 51)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 87)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 94)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Constraint check end.
Start pre-mapping.
I: Removed bmsWIDEMUX inst N607 that is redundant to N562
I: Removed bmsPMUX inst N593 that is redundant to N548
I: Removed bmsSUB inst N88 that is redundant to N55
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/clint.v(line number:105)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/div.v(line number:64)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number:97)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 00000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_uart_debug/state[3] u_uart_debug/state[2] u_uart_debug/state[1] u_uart_debug/state[0]
I: to  u_uart_debug/state_13 u_uart_debug/state_12 u_uart_debug/state_11 u_uart_debug/state_10 u_uart_debug/state_9 u_uart_debug/state_8 u_uart_debug/state_7 u_uart_debug/state_6 u_uart_debug/state_5 u_uart_debug/state_4 u_uart_debug/state_3 u_uart_debug/state_2 u_uart_debug/state_1 u_uart_debug/state_0
I: 0001 => 00000000000001
I: 0010 => 00000000000010
I: 0011 => 00000000000100
I: 0100 => 00000000001000
I: 0101 => 00000000010000
I: 0110 => 00000000100000
I: 0111 => 00000001000000
I: 1000 => 00000010000000
I: 1001 => 00000100000000
I: 1010 => 00001000000000
I: 1011 => 00010000000000
I: 1100 => 00100000000000
I: 1101 => 01000000000000
I: 1110 => 10000000000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
W: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number:164)] The forced initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Constant propagation done on spi_0/N228 (bmsWIDEMUX).
I: Constant propagation done on timer_0/N83 (bmsWIDEMUX).
I: Constant propagation done on u_rib/N15 (bmsPMUX).
I: Constant propagation done on u_rib/N57 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_clint/N130 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N276 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/csr_state_fsm[4:0]_2 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N115 (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_clint/N119 (bmsPMUX).
I: Constant propagation done on u_tinyriscv/u_clint/N133 (bmsPMUX).
W: Removed bmsWIDEDFFRSE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst need_to_rec_bytes[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_rx[31:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.463s wall, 0.469s user + 0.000s system = 0.469s CPU (101.3%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 7 that is stuck at constant 0.
I: Removed bmsWIDEINV inst u_tinyriscv/u_ex/N75 that is redundant to u_tinyriscv/u_div/N52
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_3_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_5_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_6_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_b that is redundant to u_uart_debug/rx_data_3_decode_b
Executing : mod-gen successfully. Time elapsed: 2.996s wall, 2.766s user + 0.125s system = 2.891s CPU (96.5%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/mem_addr_o[31:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 13.420s wall, 11.531s user + 1.203s system = 12.734s CPU (94.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[62][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[26][31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs[27][31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_div/op_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/we_o that is redundant to u_tinyriscv/u_clint/waddr_o[8]
W: Removed GTP_DFF_R inst u_uart_debug/write_mem_byte_index[1] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.421s wall, 1.406s user + 0.000s system = 1.406s CPU (99.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 43.482s wall, 41.750s user + 0.234s system = 41.984s CPU (96.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 5.891s wall, 5.734s user + 0.031s system = 5.766s CPU (97.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.495s wall, 0.469s user + 0.016s system = 0.484s CPU (97.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1
W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      13 uses
GTP_DFF_E                    97 uses
GTP_DFF_R                   487 uses
GTP_DFF_RE                  944 uses
GTP_DFF_S                     5 uses
GTP_DFF_SE                    9 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     27 uses
GTP_LUT2                    174 uses
GTP_LUT3                    667 uses
GTP_LUT4                    613 uses
GTP_LUT5                   1252 uses
GTP_LUT5CARRY               896 uses
GTP_LUT5M                  2983 uses
GTP_MUX2LUT6               1142 uses
GTP_MUX2LUT7                515 uses
GTP_MUX2LUT8                256 uses
GTP_PLL_E3                    1 use
GTP_RAM32X1DP               288 uses
GTP_RAM32X1SP              8192 uses

I/O ports: 28
GTP_INBUF                   5 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 15092 of 42800 (35.26%)
	LUTs as dram: 8480 of 17000 (49.88%)
	LUTs as logic: 6612
Total Registers: 1555 of 64200 (2.42%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 28 of 296 (9.46%)


Overview of Control Sets:

Number of unique control sets : 66

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 7        | 7                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 11       | 11                0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 38       | 38                0
--------------------------------------------------------------
  The maximum fanout: 173
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 13
  NO              NO                YES                0
  NO              YES               NO                 492
  YES             NO                NO                 97
  YES             NO                YES                0
  YES             YES               NO                 953
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:1m:22s
Action synthesize: CPU time elapsed is 0h:1m:15s
Action synthesize: Process CPU time elapsed is 0h:1m:15s
Current time: Fri Nov  3 23:43:50 2023
Action synthesize: Peak memory pool usage is 658 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov  3 23:43:50 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance gpio_0/gpio_ctrl[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: spi_0/N11.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: spi_0/N14_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: timer_0/N9_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: timer_0/N10.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N67_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N77_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N76.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N113_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N198.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N345.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N523_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N36_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N54_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N107.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N116.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N120_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N177_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N699.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N702_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N906_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N180_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N934_1_0/gateop, insts:21.
I: Infer CARRY group, base inst: u_tinyriscv/u_pc_reg/N10_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N17.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N30.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N7_1_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N21_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_uart_debug/N56.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_uart_debug/N71.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_uart_debug/N98.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N144_4_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_uart_debug/N237_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N291_1_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_uart_debug/N311_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_uart_debug/N342_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N859_6_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/N84_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: uart_0/N85.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N153.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N156_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_tinyriscv/u_clint/N46_1.fsub_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N5_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N4_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 2.20 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 1555      | 64200         | 3                  
| LUT                   | 15092     | 42800         | 36                 
| Distributed RAM       | 8480      | 17000         | 50                 
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 1         | 134           | 1                  
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 28        | 296           | 10                 
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 1         | 5             | 20                 
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 1         | 30            | 4                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Nov  3 23:44:00 2023
Action dev_map: Peak memory pool usage is 499 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov  3 23:44:00 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 7)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 8)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[12]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[12]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[13]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[13]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[14]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[14]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[15]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[15]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {over_r} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {succ_r} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 26)] | Port rst has been placed at location K18, whose type is share pin.
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_uart_debug/rx_data_1/iGopDrm, insts:2.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 36%.
Wirelength after clock region global placement is 114541.
1st GP placement takes 21.89 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.25 sec.

Pre global placement takes 24.09 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_119_5.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_119_6.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_39_5.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_39_6.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_35_5.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_35_6.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_23_5.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_23_6.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_67_373.
Placed fixed group with base inst gpio_tri[10]/opit_1 on IOL_47_374.
Placed fixed group with base inst gpio_tri[11]/opit_1 on IOL_47_373.
Placed fixed group with base inst gpio_tri[12]/opit_1 on IOL_63_5.
Placed fixed group with base inst gpio_tri[13]/opit_1 on IOL_63_6.
Placed fixed group with base inst gpio_tri[14]/opit_1 on IOL_47_5.
Placed fixed group with base inst gpio_tri[15]/opit_1 on IOL_47_6.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst over_r_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_187_5.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst succ_r_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst uart_debug_pin_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_43_6.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -8829.
	12 iterations finished.
	Final slack -3823.
Super clustering done.
Design Utilization : 36%.
2nd GP placement takes 24.03 sec.

Wirelength after global placement is 119225.
Global placement takes 24.09 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 119481.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -8829.
	12 iterations finished.
	Final slack -3823.
Super clustering done.
Design Utilization : 36%.
3rd GP placement takes 23.94 sec.

Wirelength after post global placement is 123235.
Post global placement takes 23.97 sec.

Phase 4 Legalization started.
The average distance in LP is 5.608973.
Wirelength after legalization is 194104.
Legalization takes 4.31 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -182.
Replication placement takes 1.81 sec.

Wirelength after replication placement is 194104.
Phase 5.2 DP placement started.
Legalized cost -182.000000.
The detailed placement ends at 1th iteration.
DP placement takes 14.45 sec.

Wirelength after detailed placement is 207144.
Timing-driven detailed placement takes 16.28 sec.

Worst slack is 2190, TNS after placement is 0.
Placement done.
Total placement takes 97.48 sec.
Finished placement. (CPU time elapsed 0h:01m:37s)

Routing started.
Building routing graph takes 2.78 sec.
Worst slack is 2190, TNS before global route is 0.
Processing design graph takes 0.95 sec.
Total memory for routing:
	128.452353 M.
Total nets for routing : 14777.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 97 nets, it takes 0.30 sec.
Unrouted nets 76 at the end of iteration 0.
Unrouted nets 47 at the end of iteration 1.
Unrouted nets 39 at the end of iteration 2.
Unrouted nets 38 at the end of iteration 3.
Unrouted nets 24 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 0 at the end of iteration 23.
Global Routing step 2 processed 377 nets, it takes 1.59 sec.
Unrouted nets 273 at the end of iteration 0.
Unrouted nets 206 at the end of iteration 1.
Unrouted nets 169 at the end of iteration 2.
Unrouted nets 164 at the end of iteration 3.
Unrouted nets 149 at the end of iteration 4.
Unrouted nets 129 at the end of iteration 5.
Unrouted nets 116 at the end of iteration 6.
Unrouted nets 123 at the end of iteration 7.
Unrouted nets 107 at the end of iteration 8.
Unrouted nets 89 at the end of iteration 9.
Unrouted nets 91 at the end of iteration 10.
Unrouted nets 83 at the end of iteration 11.
Unrouted nets 84 at the end of iteration 12.
Unrouted nets 70 at the end of iteration 13.
Unrouted nets 50 at the end of iteration 14.
Unrouted nets 43 at the end of iteration 15.
Unrouted nets 30 at the end of iteration 16.
Unrouted nets 30 at the end of iteration 17.
Unrouted nets 16 at the end of iteration 18.
Unrouted nets 20 at the end of iteration 19.
Unrouted nets 13 at the end of iteration 20.
Unrouted nets 19 at the end of iteration 21.
Unrouted nets 8 at the end of iteration 22.
Unrouted nets 6 at the end of iteration 23.
Unrouted nets 9 at the end of iteration 24.
Unrouted nets 10 at the end of iteration 25.
Unrouted nets 10 at the end of iteration 26.
Unrouted nets 6 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 0 at the end of iteration 43.
Global Routing step 3 processed 363 nets, it takes 37.52 sec.
Global routing takes 39.45 sec.
Total 22847 subnets.
    forward max bucket size 2677 , backward 3047.
        Unrouted nets 18220 at the end of iteration 0.
    route iteration 0, CPU time elapsed 8.062500 sec.
    forward max bucket size 3159 , backward 3538.
        Unrouted nets 16481 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.562500 sec.
    forward max bucket size 2786 , backward 4769.
        Unrouted nets 15031 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.640625 sec.
    forward max bucket size 3179 , backward 4649.
        Unrouted nets 13943 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.984375 sec.
    forward max bucket size 2784 , backward 4402.
        Unrouted nets 12810 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.250000 sec.
    forward max bucket size 2454 , backward 4558.
        Unrouted nets 11810 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.953125 sec.
    forward max bucket size 1596 , backward 4477.
        Unrouted nets 10351 at the end of iteration 6.
    route iteration 6, CPU time elapsed 5.187500 sec.
    forward max bucket size 1892 , backward 4356.
        Unrouted nets 9027 at the end of iteration 7.
    route iteration 7, CPU time elapsed 5.078125 sec.
    forward max bucket size 1799 , backward 6014.
        Unrouted nets 7813 at the end of iteration 8.
    route iteration 8, CPU time elapsed 4.703125 sec.
    forward max bucket size 1839 , backward 3949.
        Unrouted nets 6829 at the end of iteration 9.
    route iteration 9, CPU time elapsed 4.484375 sec.
    forward max bucket size 2329 , backward 3724.
        Unrouted nets 5937 at the end of iteration 10.
    route iteration 10, CPU time elapsed 4.203125 sec.
    forward max bucket size 1726 , backward 3004.
        Unrouted nets 5182 at the end of iteration 11.
    route iteration 11, CPU time elapsed 3.828125 sec.
    forward max bucket size 2252 , backward 4222.
        Unrouted nets 4559 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.703125 sec.
    forward max bucket size 3096 , backward 2717.
        Unrouted nets 3942 at the end of iteration 13.
    route iteration 13, CPU time elapsed 3.203125 sec.
    forward max bucket size 2170 , backward 3183.
        Unrouted nets 3658 at the end of iteration 14.
    route iteration 14, CPU time elapsed 3.031250 sec.
    forward max bucket size 2153 , backward 3930.
        Unrouted nets 3225 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.921875 sec.
    forward max bucket size 1084 , backward 1194.
        Unrouted nets 2937 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.406250 sec.
    forward max bucket size 1127 , backward 3668.
        Unrouted nets 2650 at the end of iteration 17.
    route iteration 17, CPU time elapsed 2.203125 sec.
    forward max bucket size 1304 , backward 3602.
        Unrouted nets 2350 at the end of iteration 18.
    route iteration 18, CPU time elapsed 2.250000 sec.
    forward max bucket size 925 , backward 3685.
        Unrouted nets 2199 at the end of iteration 19.
    route iteration 19, CPU time elapsed 2.187500 sec.
    forward max bucket size 994 , backward 3095.
        Unrouted nets 2024 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.890625 sec.
    forward max bucket size 1737 , backward 1997.
        Unrouted nets 1813 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.750000 sec.
    forward max bucket size 861 , backward 1280.
        Unrouted nets 1684 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.687500 sec.
    forward max bucket size 930 , backward 1164.
        Unrouted nets 1519 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.625000 sec.
    forward max bucket size 810 , backward 1029.
        Unrouted nets 1433 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.437500 sec.
    forward max bucket size 883 , backward 650.
        Unrouted nets 1345 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.375000 sec.
    forward max bucket size 594 , backward 424.
        Unrouted nets 1217 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.343750 sec.
    forward max bucket size 627 , backward 1053.
        Unrouted nets 1188 at the end of iteration 27.
    route iteration 27, CPU time elapsed 1.421875 sec.
    forward max bucket size 859 , backward 1302.
        Unrouted nets 1094 at the end of iteration 28.
    route iteration 28, CPU time elapsed 1.156250 sec.
    forward max bucket size 351 , backward 1832.
        Unrouted nets 1022 at the end of iteration 29.
    route iteration 29, CPU time elapsed 1.125000 sec.
    forward max bucket size 635 , backward 1198.
        Unrouted nets 932 at the end of iteration 30.
    route iteration 30, CPU time elapsed 1.078125 sec.
    forward max bucket size 307 , backward 2259.
        Unrouted nets 837 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.921875 sec.
    forward max bucket size 302 , backward 878.
        Unrouted nets 831 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.890625 sec.
    forward max bucket size 389 , backward 3073.
        Unrouted nets 770 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.859375 sec.
    forward max bucket size 939 , backward 300.
        Unrouted nets 737 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.859375 sec.
    forward max bucket size 842 , backward 310.
        Unrouted nets 741 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.796875 sec.
    forward max bucket size 1189 , backward 1757.
        Unrouted nets 663 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.734375 sec.
    forward max bucket size 699 , backward 901.
        Unrouted nets 678 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.781250 sec.
    forward max bucket size 512 , backward 1058.
        Unrouted nets 634 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.718750 sec.
    forward max bucket size 1149 , backward 1159.
        Unrouted nets 593 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.734375 sec.
    forward max bucket size 838 , backward 477.
        Unrouted nets 603 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.765625 sec.
    forward max bucket size 876 , backward 3474.
        Unrouted nets 621 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.812500 sec.
    forward max bucket size 462 , backward 3092.
        Unrouted nets 597 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.812500 sec.
    forward max bucket size 543 , backward 3471.
        Unrouted nets 575 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.843750 sec.
    forward max bucket size 534 , backward 1169.
        Unrouted nets 509 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.718750 sec.
    forward max bucket size 583 , backward 1119.
        Unrouted nets 490 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.609375 sec.
    forward max bucket size 826 , backward 463.
        Unrouted nets 434 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.453125 sec.
    forward max bucket size 876 , backward 1138.
        Unrouted nets 400 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.531250 sec.
    forward max bucket size 176 , backward 842.
        Unrouted nets 392 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.421875 sec.
    forward max bucket size 467 , backward 1073.
        Unrouted nets 379 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.484375 sec.
    forward max bucket size 191 , backward 2182.
        Unrouted nets 317 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.421875 sec.
    forward max bucket size 412 , backward 3948.
        Unrouted nets 305 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.359375 sec.
    forward max bucket size 971 , backward 3954.
        Unrouted nets 265 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.359375 sec.
    forward max bucket size 375 , backward 324.
        Unrouted nets 266 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.359375 sec.
    forward max bucket size 913 , backward 383.
        Unrouted nets 226 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.375000 sec.
    forward max bucket size 805 , backward 374.
        Unrouted nets 243 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.359375 sec.
    forward max bucket size 778 , backward 434.
        Unrouted nets 215 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.375000 sec.
    forward max bucket size 1271 , backward 3921.
        Unrouted nets 184 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.359375 sec.
    forward max bucket size 174 , backward 3456.
        Unrouted nets 196 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.328125 sec.
    forward max bucket size 107 , backward 3916.
        Unrouted nets 185 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.328125 sec.
    forward max bucket size 383 , backward 3918.
        Unrouted nets 158 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.296875 sec.
    forward max bucket size 1816 , backward 3921.
        Unrouted nets 153 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.343750 sec.
    forward max bucket size 110 , backward 2136.
        Unrouted nets 140 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.281250 sec.
    forward max bucket size 410 , backward 390.
        Unrouted nets 128 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.296875 sec.
    forward max bucket size 506 , backward 101.
        Unrouted nets 139 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.328125 sec.
    forward max bucket size 469 , backward 3825.
        Unrouted nets 126 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.312500 sec.
    forward max bucket size 476 , backward 3909.
        Unrouted nets 137 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.312500 sec.
    forward max bucket size 770 , backward 3939.
        Unrouted nets 124 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.296875 sec.
    forward max bucket size 77 , backward 246.
        Unrouted nets 118 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.281250 sec.
    forward max bucket size 88 , backward 107.
        Unrouted nets 113 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.296875 sec.
    forward max bucket size 110 , backward 78.
        Unrouted nets 115 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.234375 sec.
    forward max bucket size 1101 , backward 967.
        Unrouted nets 106 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.265625 sec.
    forward max bucket size 153 , backward 77.
        Unrouted nets 107 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.250000 sec.
    forward max bucket size 151 , backward 127.
        Unrouted nets 100 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.234375 sec.
    forward max bucket size 102 , backward 117.
        Unrouted nets 100 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.250000 sec.
    forward max bucket size 163 , backward 1630.
        Unrouted nets 103 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.281250 sec.
    forward max bucket size 551 , backward 655.
        Unrouted nets 116 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.265625 sec.
    forward max bucket size 182 , backward 840.
        Unrouted nets 103 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.234375 sec.
    forward max bucket size 146 , backward 840.
        Unrouted nets 105 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.234375 sec.
    forward max bucket size 133 , backward 763.
        Unrouted nets 102 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.265625 sec.
    forward max bucket size 79 , backward 90.
        Unrouted nets 91 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.234375 sec.
    forward max bucket size 172 , backward 116.
        Unrouted nets 95 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.281250 sec.
    forward max bucket size 127 , backward 134.
        Unrouted nets 78 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.234375 sec.
    forward max bucket size 173 , backward 81.
        Unrouted nets 96 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.218750 sec.
    forward max bucket size 137 , backward 84.
        Unrouted nets 106 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.250000 sec.
    forward max bucket size 121 , backward 88.
        Unrouted nets 80 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.218750 sec.
    forward max bucket size 403 , backward 101.
        Unrouted nets 64 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.187500 sec.
    forward max bucket size 414 , backward 76.
        Unrouted nets 62 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.203125 sec.
    forward max bucket size 439 , backward 139.
        Unrouted nets 52 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.171875 sec.
    forward max bucket size 55 , backward 69.
        Unrouted nets 52 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.203125 sec.
    forward max bucket size 442 , backward 315.
        Unrouted nets 39 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.156250 sec.
    forward max bucket size 166 , backward 179.
        Unrouted nets 30 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.171875 sec.
    forward max bucket size 64 , backward 66.
        Unrouted nets 25 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.171875 sec.
    forward max bucket size 596 , backward 147.
        Unrouted nets 35 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.156250 sec.
    forward max bucket size 90 , backward 118.
        Unrouted nets 35 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.171875 sec.
    forward max bucket size 137 , backward 62.
        Unrouted nets 29 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.156250 sec.
    forward max bucket size 125 , backward 942.
        Unrouted nets 18 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.156250 sec.
    forward max bucket size 33 , backward 32.
        Unrouted nets 16 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.140625 sec.
    forward max bucket size 35 , backward 39.
        Unrouted nets 11 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.125000 sec.
    forward max bucket size 59 , backward 64.
        Unrouted nets 19 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.171875 sec.
    forward max bucket size 67 , backward 74.
        Unrouted nets 18 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.140625 sec.
    forward max bucket size 68 , backward 75.
        Unrouted nets 16 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.156250 sec.
    forward max bucket size 37 , backward 47.
        Unrouted nets 6 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.156250 sec.
    forward max bucket size 28 , backward 38.
        Unrouted nets 8 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.109375 sec.
    forward max bucket size 32 , backward 37.
        Unrouted nets 9 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.171875 sec.
    forward max bucket size 23 , backward 30.
        Unrouted nets 4 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.140625 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 5 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.125000 sec.
    forward max bucket size 27 , backward 42.
        Unrouted nets 4 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.156250 sec.
    forward max bucket size 32 , backward 46.
        Unrouted nets 5 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.125000 sec.
    forward max bucket size 19 , backward 56.
        Unrouted nets 2 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.125000 sec.
    forward max bucket size 7 , backward 7.
        Unrouted nets 2 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.140625 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 2 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.125000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 2 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.140625 sec.
    forward max bucket size 14 , backward 26.
        Unrouted nets 2 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.156250 sec.
    forward max bucket size 12 , backward 23.
        Unrouted nets 0 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.109375 sec.
Detailed routing takes 114 iterations
Detailed routing takes 136.50 sec.
Start fix hold violation.
Build tmp routing results takes 0.52 sec.
Timing analysis takes 3.91 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 5.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.50 sec.
Used SRB routing arc is 349672.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 187.22 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 4         | 84            | 5                  
| Use of BKCL              | 3         | 4             | 75                 
| Use of CLMA              | 1597      | 6450          | 25                 
|   FF                     | 1306      | 38700         | 4                  
|   LUT                    | 5514      | 25800         | 22                 
|   LUT-FF pairs           | 1022      | 25800         | 4                  
| Use of CLMS              | 3285      | 4250          | 78                 
|   FF                     | 249       | 25500         | 1                  
|   LUT                    | 10036     | 17000         | 60                 
|   LUT-FF pairs           | 9         | 17000         | 1                  
|   Distributed RAM        | 8480      | 17000         | 50                 
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 0         | 10            | 0                  
| Use of DQSL              | 0         | 18            | 0                  
| Use of DRM               | 1         | 134           | 1                  
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 184       | 6672          | 3                  
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 28        | 296           | 10                 
|   IOBD                   | 13        | 64            | 21                 
|   IOBR_LR                | 0         | 7             | 0                  
|   IOBR_TB                | 1         | 8             | 13                 
|   IOBS_LR                | 3         | 161           | 2                  
|   IOBS_TB                | 11        | 56            | 20                 
| Use of IOCKDIV           | 0         | 20            | 0                  
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 0         | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 28        | 400           | 7                  
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 1         | 5             | 20                 
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 2         | 24            | 9                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 0         | 2             | 0                  
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 3         | 30            | 10                 
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:07s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:05m:16s)
Action pnr: Real time elapsed is 0h:5m:30s
Action pnr: CPU time elapsed is 0h:5m:17s
Action pnr: Process CPU time elapsed is 0h:5m:17s
Current time: Fri Nov  3 23:49:29 2023
Action pnr: Peak memory pool usage is 1,722 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov  3 23:49:29 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:23s
Action report_timing: CPU time elapsed is 0h:0m:20s
Action report_timing: Process CPU time elapsed is 0h:0m:20s
Current time: Fri Nov  3 23:49:51 2023
Action report_timing: Peak memory pool usage is 1,293 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov  3 23:49:51 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.734375 sec.
Generating architecture configuration.
The bitstream file is "E:/PangoPro/tinyriscv/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 23.859375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:31s
Action gen_bit_stream: CPU time elapsed is 0h:0m:28s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:28s
Current time: Fri Nov  3 23:50:21 2023
Action gen_bit_stream: Peak memory pool usage is 736 MB
Process "Generate Bitstream" done.
Process exit normally.
