;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-1, @-20
	MOV -1, <-20
	SPL @-1, @-20
	SLT 240, 60
	SPL @-1, @-20
	ADD 210, 60
	SUB 0, 0
	SUB @121, 179
	SPL 400, 600
	SUB @121, 179
	SUB #120, 6
	SUB -12, @10
	SUB @121, 103
	SUB @121, 103
	ADD -207, <-120
	SUB @0, @2
	SUB @121, 179
	SUB -207, <-120
	SUB -12, @-17
	SUB -12, @-17
	JMZ 210, 50
	SLT @130, 9
	JMN 0, <-22
	JMN 0, <-22
	MOV #312, @700
	SUB @24, 6
	SPL @-1, @-20
	SUB @121, 106
	ADD 240, 60
	SUB @-127, 100
	DJN @121, #106
	ADD @121, 179
	SPL @-1, @-20
	SPL @12, #200
	SPL @-1, @-20
	MOV -1, <-20
	MOV 4, <20
	SUB <-1, <-20
	ADD 210, 50
	SPL @-1, @-20
	SPL -12
	ADD 710, 790
	ADD @130, 9
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-1, @-20
	MOV -1, <-20
	SPL @-1, @-20
