{"vcs1":{"timestamp_begin":1680373453.206713315, "rt":0.94, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680373454.182947671, "rt":1.69, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680373455.896436716, "rt":0.62, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680373452.928739123}
{"VCS_COMP_START_TIME": 1680373452.928739123}
{"VCS_COMP_END_TIME": 1680373457.676655212}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338552}}
{"stitch_vcselab": {"peak_mem": 239016}}
