Simulator report for lab_3
Mon Oct 19 23:15:34 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ALTSYNCRAM
  6. |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 248 nodes    ;
; Simulation Coverage         ;      37.69 % ;
; Total Number of Transitions ; 1209         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------+
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      37.69 % ;
; Total nodes checked                                 ; 248          ;
; Total output ports checked                          ; 268          ;
; Total output ports with complete 1/0-value coverage ; 101          ;
; Total output ports with no 1/0-value coverage       ; 166          ;
; Total output ports with no 1-value coverage         ; 166          ;
; Total output ports with no 0-value coverage         ; 167          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer[1]                                                                                                      ; |main|buffer[1]                                                                                                         ; pin_out          ;
; |main|buffer[0]                                                                                                      ; |main|buffer[0]                                                                                                         ; pin_out          ;
; |main|clk                                                                                                            ; |main|clk                                                                                                               ; out              ;
; |main|read                                                                                                           ; |main|read                                                                                                              ; out              ;
; |main|ram_out[1]                                                                                                     ; |main|ram_out[1]                                                                                                        ; pin_out          ;
; |main|ram_out[0]                                                                                                     ; |main|ram_out[0]                                                                                                        ; pin_out          ;
; |main|rom_out[2]                                                                                                     ; |main|rom_out[2]                                                                                                        ; pin_out          ;
; |main|rom_out[1]                                                                                                     ; |main|rom_out[1]                                                                                                        ; pin_out          ;
; |main|rom_out[0]                                                                                                     ; |main|rom_out[0]                                                                                                        ; pin_out          ;
; |main|ram:inst3|inst9                                                                                                ; |main|ram:inst3|inst9                                                                                                   ; out0             ;
; |main|ram:inst3|inst7                                                                                                ; |main|ram:inst3|inst7                                                                                                   ; out0             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                  ; regout           ;
; |main|ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |main|ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a1         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|rom:inst12|inst7                                                                                               ; |main|rom:inst12|inst7                                                                                                  ; out0             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                 ; regout           ;
; |main|rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a1           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a2           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                    ; portadataout0    ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout                               ; out0             ;
; |main|buffer:inst5|inst20                                                                                            ; |main|buffer:inst5|inst20                                                                                               ; out0             ;
; |main|buffer:inst5|inst10                                                                                            ; |main|buffer:inst5|inst10                                                                                               ; out0             ;
; |main|buffer:inst5|inst15                                                                                            ; |main|buffer:inst5|inst15                                                                                               ; out0             ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]               ; regout           ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~0              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~0                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~1              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~1                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~2              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~2                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~3              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~3                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~4              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~4                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~5              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~5                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~6              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~6                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~7              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~7                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~8              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~8                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~9              ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~9                 ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~10             ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~10                ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~11             ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~11                ; out0             ;
; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~12             ; |main|buffer:inst5|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~12                ; out0             ;
; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~0              ; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~0                 ; out0             ;
; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~1              ; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~1                 ; out0             ;
; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~2              ; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~2                 ; out0             ;
; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~3              ; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~3                 ; out0             ;
; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~4              ; |main|buffer:inst5|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_t8j:auto_generated|op_1~4                 ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~0                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~0                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~1                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~1                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~2                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~2                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~3                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~3                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~4                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~4                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~5                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~5                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~6                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~6                   ; out0             ;
; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~7                ; |main|buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~7                   ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                  ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                 ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer[7]                                                                                                      ; |main|buffer[7]                                                                                                         ; pin_out          ;
; |main|buffer[6]                                                                                                      ; |main|buffer[6]                                                                                                         ; pin_out          ;
; |main|buffer[5]                                                                                                      ; |main|buffer[5]                                                                                                         ; pin_out          ;
; |main|buffer[4]                                                                                                      ; |main|buffer[4]                                                                                                         ; pin_out          ;
; |main|buffer[3]                                                                                                      ; |main|buffer[3]                                                                                                         ; pin_out          ;
; |main|buffer[2]                                                                                                      ; |main|buffer[2]                                                                                                         ; pin_out          ;
; |main|address[7]                                                                                                     ; |main|address[7]                                                                                                        ; out              ;
; |main|address[6]                                                                                                     ; |main|address[6]                                                                                                        ; out              ;
; |main|address[5]                                                                                                     ; |main|address[5]                                                                                                        ; out              ;
; |main|address[4]                                                                                                     ; |main|address[4]                                                                                                        ; out              ;
; |main|address[3]                                                                                                     ; |main|address[3]                                                                                                        ; out              ;
; |main|address[2]                                                                                                     ; |main|address[2]                                                                                                        ; out              ;
; |main|address[1]                                                                                                     ; |main|address[1]                                                                                                        ; out              ;
; |main|address[0]                                                                                                     ; |main|address[0]                                                                                                        ; out              ;
; |main|ram_out[7]                                                                                                     ; |main|ram_out[7]                                                                                                        ; pin_out          ;
; |main|ram_out[6]                                                                                                     ; |main|ram_out[6]                                                                                                        ; pin_out          ;
; |main|ram_out[5]                                                                                                     ; |main|ram_out[5]                                                                                                        ; pin_out          ;
; |main|ram_out[4]                                                                                                     ; |main|ram_out[4]                                                                                                        ; pin_out          ;
; |main|ram_out[3]                                                                                                     ; |main|ram_out[3]                                                                                                        ; pin_out          ;
; |main|ram_out[2]                                                                                                     ; |main|ram_out[2]                                                                                                        ; pin_out          ;
; |main|rom_out[7]                                                                                                     ; |main|rom_out[7]                                                                                                        ; pin_out          ;
; |main|rom_out[6]                                                                                                     ; |main|rom_out[6]                                                                                                        ; pin_out          ;
; |main|rom_out[5]                                                                                                     ; |main|rom_out[5]                                                                                                        ; pin_out          ;
; |main|rom_out[4]                                                                                                     ; |main|rom_out[4]                                                                                                        ; pin_out          ;
; |main|rom_out[3]                                                                                                     ; |main|rom_out[3]                                                                                                        ; pin_out          ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                  ; regout           ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a2         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a3         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a4         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a5         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a6         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a7         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                 ; regout           ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a3           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a4           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a5           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a6           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a7           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                    ; portadataout0    ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout                               ; out0             ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer[7]                                                                                                      ; |main|buffer[7]                                                                                                         ; pin_out          ;
; |main|buffer[6]                                                                                                      ; |main|buffer[6]                                                                                                         ; pin_out          ;
; |main|buffer[5]                                                                                                      ; |main|buffer[5]                                                                                                         ; pin_out          ;
; |main|buffer[4]                                                                                                      ; |main|buffer[4]                                                                                                         ; pin_out          ;
; |main|buffer[3]                                                                                                      ; |main|buffer[3]                                                                                                         ; pin_out          ;
; |main|buffer[2]                                                                                                      ; |main|buffer[2]                                                                                                         ; pin_out          ;
; |main|romram                                                                                                         ; |main|romram                                                                                                            ; out              ;
; |main|address[7]                                                                                                     ; |main|address[7]                                                                                                        ; out              ;
; |main|address[6]                                                                                                     ; |main|address[6]                                                                                                        ; out              ;
; |main|address[5]                                                                                                     ; |main|address[5]                                                                                                        ; out              ;
; |main|address[4]                                                                                                     ; |main|address[4]                                                                                                        ; out              ;
; |main|address[3]                                                                                                     ; |main|address[3]                                                                                                        ; out              ;
; |main|address[2]                                                                                                     ; |main|address[2]                                                                                                        ; out              ;
; |main|address[1]                                                                                                     ; |main|address[1]                                                                                                        ; out              ;
; |main|address[0]                                                                                                     ; |main|address[0]                                                                                                        ; out              ;
; |main|ram_out[7]                                                                                                     ; |main|ram_out[7]                                                                                                        ; pin_out          ;
; |main|ram_out[6]                                                                                                     ; |main|ram_out[6]                                                                                                        ; pin_out          ;
; |main|ram_out[5]                                                                                                     ; |main|ram_out[5]                                                                                                        ; pin_out          ;
; |main|ram_out[4]                                                                                                     ; |main|ram_out[4]                                                                                                        ; pin_out          ;
; |main|ram_out[3]                                                                                                     ; |main|ram_out[3]                                                                                                        ; pin_out          ;
; |main|ram_out[2]                                                                                                     ; |main|ram_out[2]                                                                                                        ; pin_out          ;
; |main|rom_out[7]                                                                                                     ; |main|rom_out[7]                                                                                                        ; pin_out          ;
; |main|rom_out[6]                                                                                                     ; |main|rom_out[6]                                                                                                        ; pin_out          ;
; |main|rom_out[5]                                                                                                     ; |main|rom_out[5]                                                                                                        ; pin_out          ;
; |main|rom_out[4]                                                                                                     ; |main|rom_out[4]                                                                                                        ; pin_out          ;
; |main|rom_out[3]                                                                                                     ; |main|rom_out[3]                                                                                                        ; pin_out          ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT    ; cout             ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7         ; sumout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                  ; regout           ;
; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]    ; |main|ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                  ; regout           ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a2         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a3         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a4         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a5         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a6         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a7         ; |main|ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7     ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7        ; sumout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                 ; regout           ;
; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]   ; |main|rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                 ; regout           ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a3           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a4           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a5           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a6           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                    ; portadataout0    ;
; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a7           ; |main|rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                    ; portadataout0    ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout                               ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~1                          ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~1                             ; out0             ;
; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout                            ; |main|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout                               ; out0             ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |main|buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9               ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                  ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                 ; out0             ;
; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32              ; |main|ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9              ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                 ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                ; out0             ;
; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32             ; |main|rom:inst12|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 19 23:15:33 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab_3 -c lab_3
Warning: Tcl Script File lpm_add_sub1.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_add_sub1.qip
Info: Using vector source file "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called lab_3.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 235.0 ns on register "|main|buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      37.69 %
Info: Number of transitions in simulation is 1209
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Mon Oct 19 23:15:34 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


