/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [19:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [16:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_62z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_80z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [27:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [25:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_1_7z = celloutsig_1_6z[3] ? celloutsig_1_2z[1] : celloutsig_1_4z;
  assign celloutsig_0_40z = !(celloutsig_0_17z ? celloutsig_0_4z[3] : celloutsig_0_30z);
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_43z = ~celloutsig_0_23z[15];
  assign celloutsig_1_11z = ~celloutsig_1_0z[1];
  assign celloutsig_0_17z = celloutsig_0_10z[3] ^ celloutsig_0_9z;
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[1] ^ celloutsig_1_4z);
  assign celloutsig_0_10z = { celloutsig_0_8z[4:1], celloutsig_0_9z } & { celloutsig_0_8z[3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_13z[3:1] & celloutsig_0_2z[2:0];
  assign celloutsig_0_80z = { celloutsig_0_38z[5], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_51z } / { 1'h1, celloutsig_0_8z[3], celloutsig_0_43z, celloutsig_0_34z };
  assign celloutsig_1_5z = celloutsig_1_2z[3:1] / { 1'h1, in_data[169], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z[0], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z } / { 1'h1, celloutsig_1_17z[19:12] };
  assign celloutsig_0_33z = { celloutsig_0_14z[0], celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, in_data[74:60], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z[4:1], celloutsig_1_9z } >= { celloutsig_1_6z[6:3], celloutsig_1_3z };
  assign celloutsig_0_9z = in_data[78:73] >= celloutsig_0_6z[10:5];
  assign celloutsig_0_18z = { celloutsig_0_8z[2:0], celloutsig_0_13z } >= { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_4z = celloutsig_1_1z[17:1] > celloutsig_1_1z[16:0];
  assign celloutsig_1_9z = { in_data[111:107], celloutsig_1_2z } > { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_13z[13:3], celloutsig_1_3z } > { celloutsig_1_5z[2:1], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_19z = celloutsig_1_2z > { celloutsig_1_18z[2:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_8z[1:0], celloutsig_0_9z, celloutsig_0_3z } > { celloutsig_0_6z[5:3], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[82:76], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_6z[10:6] > { celloutsig_0_4z[5:2], celloutsig_0_18z };
  assign celloutsig_1_3z = celloutsig_1_1z[16:11] <= { in_data[106], celloutsig_1_2z };
  assign celloutsig_0_31z = { celloutsig_0_6z[8:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_3z } <= { in_data[32:6], celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_23z[14:12], celloutsig_0_9z } || { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_0z & ~(celloutsig_0_9z);
  assign celloutsig_0_25z = celloutsig_0_2z[6] & ~(celloutsig_0_18z);
  assign celloutsig_1_12z = celloutsig_1_6z[14:7] % { 1'h1, in_data[149:144], celloutsig_1_9z };
  assign celloutsig_0_29z = { celloutsig_0_10z[4:2], celloutsig_0_12z, celloutsig_0_8z } % { 1'h1, celloutsig_0_24z[2:1], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_42z = celloutsig_0_4z[10:8] * { celloutsig_0_28z[5:4], celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_10z[0], celloutsig_0_10z } * celloutsig_0_2z[10:5];
  assign celloutsig_0_51z = celloutsig_0_4z[11:8] !== { celloutsig_0_10z[2:0], celloutsig_0_41z };
  assign celloutsig_0_79z = celloutsig_0_62z !== celloutsig_0_21z;
  assign celloutsig_1_10z = celloutsig_1_6z[15:13] !== { celloutsig_1_0z[2:1], celloutsig_1_7z };
  assign celloutsig_1_2z = ~ in_data[110:106];
  assign celloutsig_1_6z = ~ { celloutsig_1_1z[16:4], celloutsig_1_2z };
  assign celloutsig_0_24z = ~ { celloutsig_0_14z[1:0], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_2z[11:1], celloutsig_0_0z, celloutsig_0_1z } | { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[134:122], celloutsig_1_0z } | in_data[116:99];
  assign celloutsig_0_14z = { celloutsig_0_6z[4:1], celloutsig_0_1z } | { in_data[61:60], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[80:73], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | in_data[56:45];
  assign celloutsig_0_41z = & { celloutsig_0_40z, celloutsig_0_35z[10:8] };
  assign celloutsig_0_20z = & { celloutsig_0_4z[8:1], celloutsig_0_2z };
  assign celloutsig_0_30z = & celloutsig_0_28z[5:3];
  assign celloutsig_0_34z = celloutsig_0_2z[11:3] >> { celloutsig_0_10z[4:2], celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[191:187] >> in_data[184:180];
  assign celloutsig_1_17z = { in_data[191], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_11z } >> { celloutsig_1_13z[24:0], celloutsig_1_8z };
  assign celloutsig_0_38z = { celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_28z } << { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_62z = celloutsig_0_28z[2:0] >> celloutsig_0_42z;
  assign celloutsig_0_6z = in_data[11:1] >> { celloutsig_0_4z[9:0], celloutsig_0_5z };
  assign celloutsig_0_15z = in_data[10:8] >> { celloutsig_0_14z[1:0], celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_4z[8:6], celloutsig_0_5z, celloutsig_0_0z } <<< { celloutsig_0_2z[8:5], celloutsig_0_1z };
  assign celloutsig_1_13z = { in_data[153:150], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z } <<< { celloutsig_1_1z[5:3], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_35z = celloutsig_0_33z[13:0] >>> { celloutsig_0_29z[8:3], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_13z = { celloutsig_0_2z[10:8], celloutsig_0_12z };
  assign celloutsig_0_0z = ~((in_data[95] & in_data[39]) | (in_data[95] & in_data[39]));
  assign { celloutsig_0_23z[11:10], celloutsig_0_23z[17], celloutsig_0_23z[19:18], celloutsig_0_23z[16:12] } = ~ { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_15z[1:0], celloutsig_0_14z };
  assign celloutsig_0_23z[9:0] = { celloutsig_0_23z[16:12], celloutsig_0_23z[16:12] };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
