
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ë
Running: %s
333*	simulator2Ÿ
Š/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L secureip --snapshot testbench_v_func_synth --prj /home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v.prj work.testbench_v work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
×
+Analyzing Verilog file "%s" into library %s165*xsimverific2r
^/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v2default:default2
work2default:defaultZ10-165
Ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
K/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/sim_1/new/testbench.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
¥
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2r
^/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v2default:default2
142default:default2
piano2default:defaultZ43-4100
˜
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2g
S/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/GND.v2default:default2
252default:default2
GND2default:defaultZ43-4100
˜
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2g
S/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/VCC.v2default:default2
272default:default2
VCC2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/BUFG.v2default:default2
262default:default2
BUFG2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v2default:default2
262default:default2
LUT22default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v2default:default2
582default:default2
x_lut2_mux42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
262default:default2
LUT32default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v2default:default2
262default:default2
OBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v2default:default2
262default:default2
OBUF2default:defaultZ43-4100
¥
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2r
^/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v2default:default2
9222default:default2
glbl2default:defaultZ43-4100
¥
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2r
^/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v2default:default2
142default:default2
piano2default:defaultZ43-4100
˜
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2g
S/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/GND.v2default:default2
252default:default2
GND2default:defaultZ43-4100
˜
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2g
S/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/VCC.v2default:default2
272default:default2
VCC2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/BUFG.v2default:default2
262default:default2
BUFG2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
ž
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2j
V/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v2default:default2
312default:default2
CARRY42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v2default:default2
292default:default2
IBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
252default:default2
LUT12default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v2default:default2
552default:default2
x_lut1_mux22default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v2default:default2
262default:default2
LUT22default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v2default:default2
582default:default2
x_lut2_mux42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
262default:default2
LUT32default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v2default:default2
622default:default2
x_lut3_mux42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v2default:default2
282default:default2
LUT42default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v2default:default2
282default:default2
LUT52default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v2default:default2
282default:default2
LUT62default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
262default:default2
FDRE2default:defaultZ43-4100
£
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v2default:default2
1572default:default2 
sffsrce_fdre2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v2default:default2
262default:default2
OBUF2default:defaultZ43-4100
š
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
T/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v2default:default2
262default:default2
OBUF2default:defaultZ43-4100
¥
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2r
^/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v2default:default2
9222default:default2
glbl2default:defaultZ43-4100
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
V
Compiling module %s405*	simulator2$
unisims_ver.GND
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
unisims_ver.VCC
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.BUFG
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.IBUF
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT6
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut1_mux2
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT1
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
unisims_ver.sffsrce_fdre
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FDRE
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
unisims_ver.CARRY4
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT5
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT4
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut2_mux4
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT2
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut3_mux4
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT3
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.OBUF
2default:defaultZ43-3953
Q
Compiling module %s405*	simulator2
work.piano
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
work.testbench_v
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
f
Built simulation snapshot %s
278*	simulator2*
testbench_v_func_synth2default:defaultZ43-3394


End Record