#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 09:38:48 2020
# Process ID: 32805
# Current directory: /opt/Xilinx/Vivado/2019.2/bin
# Command line: vivado
# Log file: /opt/Xilinx/Vivado/2019.2/bin/vivado.log
# Journal file: /opt/Xilinx/Vivado/2019.2/bin/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2019.2/data/boards/board_files/digilent_board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project project_5 /home/pc-fisso/Documents/VProjects/project_5 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/alarm_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/led_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/time_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/imports/new/AXI4Stream_7Segment.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/time_displayer_module.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/pc-fisso/Documents/VProjects/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6648.027 ; gain = 59.430 ; free physical = 6070 ; free virtual = 18595
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type module -reference time_module time_module_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference time_displayer_module time_displayer_module_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference led_module led_module_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference alarm_module alarm_module_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference AXI4Stream_7Segment AXI4Stream_7Segment_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 clk
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_7Segment_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins alarm_module_0/clk]
connect_bd_net [get_bd_pins led_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins time_displayer_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins time_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_intf_net [get_bd_intf_pins time_module_0/m00_axis] [get_bd_intf_pins alarm_module_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins alarm_module_0/m00_axis] [get_bd_intf_pins time_displayer_module_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins time_displayer_module_0/m00_axis] [get_bd_intf_pins AXI4Stream_7Segment_0/s00_axis]
startgroup
make_bd_pins_external  [get_bd_pins AXI4Stream_7Segment_0/digit_select_anode]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins AXI4Stream_7Segment_0/seven_segment_led]
endgroup
set_property name digit_select_anode [get_bd_ports digit_select_anode_0]
set_property name seven_segment_led [get_bd_ports seven_segment_led_0]
startgroup
make_bd_pins_external  [get_bd_pins led_module_0/leds]
endgroup
set_property name leds [get_bd_ports leds_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
startgroup
create_bd_port -dir I btn_up
connect_bd_net [get_bd_pins /alarm_module_0/btn_up] [get_bd_ports btn_up]
endgroup
startgroup
create_bd_port -dir I btn_left
connect_bd_net [get_bd_pins /alarm_module_0/btn_left] [get_bd_ports btn_left]
endgroup
startgroup
create_bd_port -dir I btn_right
connect_bd_net [get_bd_pins /alarm_module_0/btn_right] [get_bd_ports btn_right]
endgroup
startgroup
create_bd_port -dir I sw_alarm_on
connect_bd_net [get_bd_pins /alarm_module_0/sw_alarm_on] [get_bd_ports sw_alarm_on]
endgroup
startgroup
create_bd_port -dir I sw_alarm_set
connect_bd_net [get_bd_pins /alarm_module_0/sw_alarm_set] [get_bd_ports sw_alarm_set]
endgroup
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_ports btn_up] [get_bd_pins time_module_0/btn_up]
endgroup
connect_bd_net [get_bd_ports btn_left] [get_bd_pins time_module_0/btn_left]
connect_bd_net [get_bd_ports btn_right] [get_bd_pins time_module_0/btn_right]
connect_bd_net [get_bd_ports sw_alarm_set] [get_bd_pins time_module_0/sw_alarm_set]
regenerate_bd_layout
connect_bd_net [get_bd_pins led_module_0/alarm_enabled] [get_bd_pins alarm_module_0/alarm_enabled]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /time_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /time_displayer_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /led_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /alarm_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_7Segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/time_module_0/reset
/time_displayer_module_0/reset
/led_module_0/reset
/alarm_module_0/reset
/AXI4Stream_7Segment_0/aresetn

connect_bd_net [get_bd_pins AXI4Stream_7Segment_0/aresetn] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins led_module_0/reset] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins alarm_module_0/reset] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins time_module_0/reset] [get_bd_pins alarm_module_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins time_module_0/reset]
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /time_module_0/reset (associated clock /time_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /time_displayer_module_0/reset (associated clock /time_displayer_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_module_0/reset (associated clock /led_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /alarm_module_0/reset (associated clock /alarm_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_7Segment_0/aresetn (associated clock /AXI4Stream_7Segment_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /AXI4Stream_7Segment_0/aresetn(ACTIVE_LOW) and /reset(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /time_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /time_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /time_displayer_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /time_displayer_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /led_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /alarm_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /alarm_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_7Segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /reset_1 [get_bd_pins AXI4Stream_7Segment_0/aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_7Segment_0/aresetn]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /time_module_0/reset (associated clock /time_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /time_displayer_module_0/reset (associated clock /time_displayer_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_module_0/reset (associated clock /led_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /alarm_module_0/reset (associated clock /alarm_module_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /time_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /time_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /time_displayer_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /time_displayer_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /led_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /alarm_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /alarm_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /AXI4Stream_7Segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins util_vector_logic_0/Res]
delete_bd_objs [get_bd_nets reset_1]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins time_module_0/reset]
connect_bd_net [get_bd_pins alarm_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins time_displayer_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins led_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins AXI4Stream_7Segment_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
disconnect_bd_net /reset_1 [get_bd_pins clk_wiz_0/reset]
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
10,000
unexpected "," outside function argument list
in expression "(10,000 - 10.0)"
0,010
0,010
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
10,000
unexpected "," outside function argument list
in expression "(10,000 - 10.0)"
0,010
0,010
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
expected floating-point number but got "0,040"
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000 / 10,000"
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
ERROR: [Ip 78-140] conversion to double from string is failed
delete_bd_objs [get_bd_nets clk_1] [get_bd_ports clk]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
100,000
10,000
unexpected "," outside function argument list
in expression "1000.000 / 2,155"
ERROR: [IP_Flow 19-3452] Invalid long/float value '100,000' specified for parameter 'PRIM IN FREQ(PRIM_IN_FREQ)' for BD Cell 'clk_wiz_0'.
INFO: [IP_Flow 19-3438] Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'clk_wiz_0' customization to its previous valid configuration.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: ERROR: [Common 17-55] 'set_property' expects at least one object.
    ::xilinx.com_ip_clk_wiz_6.0::post_config_ip Line 62
ERROR: [BD 41-245] set_property error - Invalid long/float value '100,000' specified for parameter 'PRIM IN FREQ(PRIM_IN_FREQ)' for BD Cell 'clk_wiz_0'.
Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
Failed to restore IP 'clk_wiz_0' customization to its previous valid configuration.

ERROR: [board_interface 100-100] bd_pin does not exist /clk_wiz_0/clock_CLK_IN1
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" '
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: ERROR: [Common 17-55] 'set_property' expects at least one object.
    ::xilinx.com_ip_clk_wiz_6.0::post_config_ip Line 62
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
delete_bd_objs [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
ERROR: [Ip 78-140] conversion to double from string is failed
FALSE
ERROR: [IP_Flow 19-3188] Error occurred while initializing 'design_1_clk_wiz_0_1'
Tcl error in update procedure while setting value 'MMCM' on the parameter 'PRIMITIVE'. FALSE

ERROR: [IP_Flow 19-3428] Failed to create Customization object design_1_clk_wiz_0_1
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'design_1_clk_wiz_0_1'. Failed to customize IP instance 'design_1_clk_wiz_0_1'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:clk_wiz:6.0 -type ip -name clk_wiz_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 09:50:32 2020...
