INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/APB3/Apb3Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Apb3Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/GPIO/Apb3GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Apb3GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/APB3/Apb3Router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Apb3Router
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/TIMER/Apb3Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Apb3Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/Apb3UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Apb3UART
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/GPIO/BufferCC_GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufferCC_GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JTAG/BufferCC_JTAG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufferCC_JTAG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_RST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufferCC_RST
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/BufferCC_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufferCC_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JTAG/Debugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debugger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JTAG/FlowCCUnsafeByToggle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlowCCUnsafeByToggle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/TIMER/InterruptCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InterruptCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JTAG/JtagBridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JtagBridge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/APB3/MasterArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MasterArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Murax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Murax
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/TIMER/Prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/RAM/RAMPPL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMPPL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/RAM/RAMPPLToApb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMPPLToApb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/VexRiscv/StreamFifoLowLatency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/StreamFifo_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamFifo_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/VexRiscv/StreamFifo_VexRisv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamFifo_VexRisv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/TIMER/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/UartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/UartCtrlRx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartCtrlRx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UART/UartCtrlTx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartCtrlTx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/VexRiscv/VexRiscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/sim/tb_Murax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Murax
