VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml dscg --route --analysis --circuit_file dscg.pre-vpr.blif --route_chan_width 104 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable


Architecture file: k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml
Circuit name: dscg

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 9.3 MiB, delta_rss +6.1 MiB)
# Load circuit
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~2_FF'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~2_FF'
Found constant-zero generator 'unconn'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~2_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~2_FF'
Found constant-one generator 'n19123_1'
# Load circuit took 0.27 seconds (max_rss 39.4 MiB, delta_rss +30.1 MiB)
# Clean circuit
Absorbing 2121 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  468 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3313
Swept block(s)      : 1692
Constant Pins Marked: 468
# Clean circuit took 0.22 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.04 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 10368
    .input  :     129
    .latch  :    2197
    .output :      64
    0-LUT   :      15
    6-LUT   :    6939
    adder   :    1020
    multiply:       4
  Nets  : 11352
    Avg Fanout:     3.3
    Max Fanout:  2197.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 49193
  Timing Graph Edges: 87222
  Timing Graph Levels: 114
# Build Timing Graph took 0.10 seconds (max_rss 42.3 MiB, delta_rss +2.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'dscg^clock' Fanout: 2197 pins (4.5%), 2197 blocks (21.2%)
# Load Timing Constraints

SDC file 'dscg.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'dscg^clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'dscg^clock' Source: 'dscg^clock.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: dscg.net
Circuit placement file: dscg.place
Circuit routing file: dscg.route
Circuit SDC file: dscg.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 104
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 104
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dscg.net'.
Detected 15 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.14 seconds).
Warning 2: Treated 17 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 1.17 seconds (max_rss 111.3 MiB, delta_rss +69.0 MiB)
Warning 3: Netlist contains 219 global net to non-global architecture pin connections

Netlist num_nets: 6685
Netlist num_blocks: 906
Netlist EMPTY blocks: 0.
Netlist io blocks: 193.
Netlist clb blocks: 709.
Netlist mult_36 blocks: 4.
Netlist memory blocks: 0.
Netlist inputs pins: 129
Netlist output pins: 64

# Create Device
## Build Device Grid
FPGA sized to 33 x 33: 1089 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      193	blocks of type: io
	Architecture 992	blocks of type: io
	Netlist      709	blocks of type: clb
	Architecture 713	blocks of type: clb
	Netlist      4	blocks of type: mult_36
	Architecture 28	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 20	blocks of type: memory

Device Utilization: 0.69 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.19 Type: io
	Block Utilization: 0.99 Type: clb
	Block Utilization: 0.14 Type: mult_36
	Block Utilization: 0.00 Type: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 111.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 3925 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 5: in check_rr_node: RR node: 8712 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 6: in check_rr_node: RR node: 11649 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 7: in check_rr_node: RR node: 14586 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 8: in check_rr_node: RR node: 19779 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 9: in check_rr_node: RR node: 22716 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 10: in check_rr_node: RR node: 25653 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 11: in check_rr_node: RR node: 30440 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 12: in check_rr_node: RR node: 33377 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 13: in check_rr_node: RR node: 36314 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 14: in check_rr_node: RR node: 41507 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 15: in check_rr_node: RR node: 44444 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 16: in check_rr_node: RR node: 47381 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 52168 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 55105 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 58042 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 63235 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 66172 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 69109 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 73896 type: OPIN location: (27,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_node: RR node: 76833 type: OPIN location: (28,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 25: in check_rr_node: RR node: 79770 type: OPIN location: (29,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 26: in check_rr_node: RR node: 84963 type: OPIN location: (31,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 27: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.59 seconds (max_rss 118.6 MiB, delta_rss +7.4 MiB)
  RR Graph Nodes: 147991
  RR Graph Edges: 1182721
# Create Device took 0.60 seconds (max_rss 118.6 MiB, delta_rss +7.4 MiB)

# Load Placement
# Load Placement took 0.00 seconds (max_rss 118.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0 1110856    6667   19228   10682 ( 7.218%)   95279 (46.2%)   17.435 -1.007e+04    -17.435      0.000      0.000      N/A
   2    0.2     0.5   23  969327    5500   17717    5262 ( 3.556%)   92837 (45.0%)   17.433 -1.011e+04    -17.433      0.000      0.000      N/A
   3    0.1     0.6   17  796654    4181   14413    4567 ( 3.086%)   93469 (45.3%)   17.437 -1.009e+04    -17.437      0.000      0.000      N/A
   4    0.1     0.8    5  756550    3585   13419    3959 ( 2.675%)   94428 (45.8%)   17.433 -1.010e+04    -17.433      0.000      0.000      N/A
   5    0.1     1.1   11  652607    3092   12216    3049 ( 2.060%)   95368 (46.2%)   17.439 -1.011e+04    -17.439      0.000      0.000      N/A
   6    0.1     1.4    6  630622    2590   10805    2272 ( 1.535%)   97048 (47.0%)   17.375 -1.013e+04    -17.375      0.000      0.000      N/A
   7    0.1     1.9    7  504087    1997    9171    1653 ( 1.117%)   97870 (47.4%)   17.378 -1.014e+04    -17.378      0.000      0.000      N/A
   8    0.1     2.4    6  388664    1545    7346    1117 ( 0.755%)   99042 (48.0%)   17.437 -1.015e+04    -17.437      0.000      0.000      N/A
   9    0.1     3.1    4  290392    1119    5633     685 ( 0.463%)  100234 (48.6%)   17.437 -1.016e+04    -17.437      0.000      0.000      N/A
  10    0.1     4.1    5  219781     767    3985     416 ( 0.281%)  100968 (48.9%)   17.437 -1.017e+04    -17.437      0.000      0.000       27
  11    0.1     5.3    3  134521     470    2470     177 ( 0.120%)  101455 (49.2%)   17.437 -1.017e+04    -17.437      0.000      0.000       24
  12    0.1     6.9    3   72080     234    1214      73 ( 0.049%)  101850 (49.4%)   17.437 -1.017e+04    -17.437      0.000      0.000       22
  13    0.1     9.0    2   23437     106     419      37 ( 0.025%)  102008 (49.4%)   17.437 -1.017e+04    -17.437      0.000      0.000       19
  14    0.1    11.6    0   15480      60     268      13 ( 0.009%)  102157 (49.5%)   17.437 -1.018e+04    -17.437      0.000      0.000       19
  15    0.1    15.1    1    4358      24      79       2 ( 0.001%)  102193 (49.5%)   17.437 -1.018e+04    -17.437      0.000      0.000       18
  16    0.1    19.7    0    2297      11      38       1 ( 0.001%)  102193 (49.5%)   17.437 -1.018e+04    -17.437      0.000      0.000       17
  17    0.1    25.6    0    2755      12      52       1 ( 0.001%)  102197 (49.5%)   17.437 -1.018e+04    -17.437      0.000      0.000       16
  18    0.1    33.3    0    2154      10      36       0 ( 0.000%)  102209 (49.5%)   17.437 -1.018e+04    -17.437      0.000      0.000       17
Restoring best routing
Critical path: 17.4371 ns
Successfully routed after 18 routing iterations.
Router Stats: total_nets_routed: 31970 total_connections_routed: 118509 total_heap_pushes: 6576622 total_heap_pops: 1251491
# Routing took 2.09 seconds (max_rss 145.7 MiB, delta_rss +19.9 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 607186749
Circuit successfully routed with a channel width factor of 104.

Average number of bends per net: 2.04560  Maximum # of bends: 22

Number of global nets: 18
Number of routed nets (nonglobal): 6667
Wire length results (in units of 1 clb segments)...
	Total wirelength: 102209, average net length: 15.3306
	Maximum net length: 117

Wire length results in terms of physical segments...
	Total wiring segments used: 26308, average wire segments per net: 3.94600
	Maximum segments used by a net: 30
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 ( 0.0%) |
[      0.9:        1)   0 ( 0.0%) |
[      0.8:      0.9)   0 ( 0.0%) |
[      0.7:      0.8) 488 (23.8%) |*********************************************
[      0.5:      0.6) 508 (24.8%) |***********************************************
[      0.4:      0.5) 482 (23.5%) |*********************************************
[      0.3:      0.4) 244 (11.9%) |***********************
[      0.2:      0.3) 152 ( 7.4%) |**************
[      0.1:      0.2)  62 ( 3.0%) |******
[        0:      0.1) 112 ( 5.5%) |**********
Maximum routing channel utilization:      0.78 at (7,20)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      57  31.303      104
                         1      56  35.667      104
                         2      59  42.424      104
                         3      60  46.091      104
                         4      76  50.515      104
                         5      80  50.727      104
                         6      73  50.697      104
                         7      75  50.030      104
                         8      69  52.242      104
                         9      77  52.697      104
                        10      77  54.000      104
                        11      78  52.091      104
                        12      79  51.485      104
                        13      74  52.303      104
                        14      69  48.879      104
                        15      69  52.000      104
                        16      76  54.424      104
                        17      73  52.424      104
                        18      75  51.303      104
                        19      80  53.000      104
                        20      81  53.848      104
                        21      75  47.576      104
                        22      70  48.242      104
                        23      70  48.242      104
                        24      72  51.364      104
                        25      75  48.515      104
                        26      76  48.273      104
                        27      78  50.333      104
                        28      72  42.788      104
                        29      66  39.848      104
                        30      56  35.485      104
                        31      34  20.303      104
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      50  23.818      104
                         1      51  24.970      104
                         2      54  29.848      104
                         3      81  50.485      104
                         4      89  54.788      104
                         5      68  43.303      104
                         6      74  45.727      104
                         7      86  60.455      104
                         8      84  58.758      104
                         9      68  44.212      104
                        10      73  44.848      104
                        11      86  60.576      104
                        12      82  62.545      104
                        13      81  52.939      104
                        14      74  52.394      104
                        15      79  60.455      104
                        16      84  59.818      104
                        17      70  44.091      104
                        18      75  42.455      104
                        19      81  57.879      104
                        20      84  62.364      104
                        21      85  55.545      104
                        22      73  48.818      104
                        23      82  60.121      104
                        24      83  59.909      104
                        25      75  49.697      104
                        26      71  48.667      104
                        27      77  58.576      104
                        28      78  56.606      104
                        29      56  38.091      104
                        30      63  34.242      104
                        31      55  31.121      104

Total tracks in x-direction: 3328, in y-direction: 3328

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.0475e+07
	Total used logic block area: 3.97951e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 7.12730e+06, per logic tile: 6544.82

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.465

Segment usage by length: length utilization
                         ------ -----------
                              4       0.465


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.4e-10) 845 (37.4%) |***********************************************
[  5.4e-10:  7.9e-10) 358 (15.8%) |********************
[  7.9e-10:    1e-09) 431 (19.1%) |************************
[    1e-09:  1.3e-09) 250 (11.1%) |**************
[  1.3e-09:  1.5e-09) 120 ( 5.3%) |*******
[  1.5e-09:  1.8e-09)  69 ( 3.1%) |****
[  1.8e-09:    2e-09)  58 ( 2.6%) |***
[    2e-09:  2.3e-09)  93 ( 4.1%) |*****
[  2.3e-09:  2.5e-09)  33 ( 1.5%) |**
[  2.5e-09:  2.8e-09)   3 ( 0.1%) |

Final critical path: 17.4371 ns, Fmax: 57.3489 MHz
Setup Worst Negative Slack (sWNS): -17.4371 ns
Setup Total Negative Slack (sTNS): -10175.1 ns

Setup slack histogram:
[ -1.7e-08: -1.6e-08)   84 ( 3.7%) |***
[ -1.6e-08: -1.4e-08)  191 ( 8.5%) |******
[ -1.4e-08: -1.2e-08)  164 ( 7.3%) |*****
[ -1.2e-08: -1.1e-08)    2 ( 0.1%) |
[ -1.1e-08: -8.9e-09)   15 ( 0.7%) |
[ -8.9e-09: -7.2e-09)  166 ( 7.3%) |******
[ -7.2e-09: -5.5e-09)   40 ( 1.8%) |*
[ -5.5e-09: -3.8e-09)   62 ( 2.7%) |**
[ -3.8e-09: -2.1e-09)  155 ( 6.9%) |*****
[ -2.1e-09:   -4e-10) 1381 (61.1%) |**********************************************

Timing analysis took 1.21282 seconds (1.10844 STA, 0.104374 slack) (19 full updates: 0 setup, 0 hold, 19 combined).
VPR suceeded
The entire flow of VPR took 5.27 seconds (max_rss 145.8 MiB)
