build/ramstage/southbridge/intel/bd82x6x/me.o: \
 src/southbridge/intel/bd82x6x/me.c src/include/kconfig.h build/config.h \
 src/arch/x86/include/arch/acpi.h src/arch/x86/include/stdint.h \
 src/include/rules.h src/commonlib/include/commonlib/helpers.h \
 src/include/device/device.h src/include/stddef.h \
 src/include/device/resource.h src/include/device/path.h \
 src/arch/x86/include/arch/io.h src/include/endian.h \
 src/arch/x86/include/arch/byteorder.h src/include/swab.h \
 src/include/device/pci_ops.h src/arch/x86/include/arch/pci_ops.h \
 src/include/console/console.h src/arch/x86/include/arch/cpu.h \
 src/include/console/post_codes.h \
 src/commonlib/include/commonlib/loglevel.h src/include/device/pci_ids.h \
 src/include/device/pci_def.h src/include/string.h src/include/stdlib.h \
 src/include/delay.h src/include/elog.h src/include/halt.h \
 src/include/device/pci.h src/include/device/pci_rom.h \
 src/southbridge/intel/bd82x6x/me.h src/southbridge/intel/bd82x6x/pch.h \
 src/southbridge/intel/bd82x6x/chip.h
