INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/lab/lab5/lab5.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISPLAY
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
