
module rom(address,clock,rden,q);

  input  [7:0] address;
  input  clock;
  input  rden;
  output [31:0] q;
  tri1 clock;
  tri1 rden;


endmodule

