

================================================================
== Vitis HLS Report for 'listening_port_table'
================================================================
* Date:           Tue Jul 19 06:12:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.333 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxApp_listen_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxApp_listen_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxApp_listen_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckListening_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckListening_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckListening_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckListening_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckListening_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckListening_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxApp2portTable_listen_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxApp2portTable_listen_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxApp2portTable_listen_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckListening_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckListening_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxApp_listen_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxApp2portTable_listen_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:45]   --->   Operation 22 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln53 = specmemcore void @_ssdm_op_SpecMemCore, i1 %listeningPortTable, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:53]   --->   Operation 23 'specmemcore' 'specmemcore_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxApp2portTable_listen_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:59]   --->   Operation 25 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%currPort_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxApp2portTable_listen_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'currPort_V' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i16 %currPort_V"   --->   Operation 27 'trunc' 'trunc_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %currPort_V, i32 15"   --->   Operation 28 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i_284 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i15P0A, i15 %pt_portCheckListening_req_fifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 29 'nbreadreq' 'tmp_i_284' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_i_284, void %listening_port_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:77]   --->   Operation 30 'br' 'br_ln77' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.16ns)   --->   "%tmp_V = read i15 @_ssdm_op_Read.ap_fifo.volatile.i15P0A, i15 %pt_portCheckListening_req_fifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %tmp_V"   --->   Operation 32 'zext' 'zext_ln534' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%listeningPortTable_addr_1 = getelementptr i1 %listeningPortTable, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:81]   --->   Operation 33 'getelementptr' 'listeningPortTable_addr_1' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.21ns)   --->   "%listeningPortTable_load_1 = load i15 %listeningPortTable_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'load' 'listeningPortTable_load_1' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i15 %trunc_ln708"   --->   Operation 35 'zext' 'zext_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%listeningPortTable_addr = getelementptr i1 %listeningPortTable, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63]   --->   Operation 36 'getelementptr' 'listeningPortTable_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.21ns)   --->   "%listeningPortTable_load = load i15 %listeningPortTable_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63]   --->   Operation 37 'load' 'listeningPortTable_load' <Predicate = (tmp_i)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 38 [1/2] (1.21ns)   --->   "%listeningPortTable_load_1 = load i15 %listeningPortTable_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'load' 'listeningPortTable_load_1' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_4 : Operation 39 [1/2] (1.21ns)   --->   "%listeningPortTable_load = load i15 %listeningPortTable_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63]   --->   Operation 39 'load' 'listeningPortTable_load' <Predicate = (tmp_i)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_4 : Operation 40 [1/1] (0.12ns)   --->   "%xor_ln878 = xor i1 %tmp, i1 1"   --->   Operation 40 'xor' 'xor_ln878' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln63 = and i1 %listeningPortTable_load, i1 %xor_ln878" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63]   --->   Operation 41 'and' 'and_ln63' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %and_ln63, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63]   --->   Operation 42 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %listeningPortTable_load, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:67]   --->   Operation 43 'xor' 'xor_ln67' <Predicate = (tmp_i & !and_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %xor_ln878, i1 %xor_ln67" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:67]   --->   Operation 44 'and' 'and_ln67' <Predicate = (tmp_i & !and_ln63)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:67]   --->   Operation 45 'br' 'br_ln67' <Predicate = (tmp_i & !and_ln63)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %pt_portCheckListening_rsp_fifo, i1 %listeningPortTable_load_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln82 = br void %listening_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:82]   --->   Operation 47 'br' 'br_ln82' <Predicate = (!tmp_i & tmp_i_284)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %portTable2rxApp_listen_rsp, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (tmp_i & !and_ln63 & !and_ln67)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %listening_port_table.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = (tmp_i & !and_ln63 & !and_ln67)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln534_16 = zext i16 %currPort_V"   --->   Operation 50 'zext' 'zext_ln534_16' <Predicate = (tmp_i & !and_ln63 & and_ln67)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%listeningPortTable_addr_2 = getelementptr i1 %listeningPortTable, i64 0, i64 %zext_ln534_16" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:69]   --->   Operation 51 'getelementptr' 'listeningPortTable_addr_2' <Predicate = (tmp_i & !and_ln63 & and_ln67)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.21ns)   --->   "%store_ln69 = store i1 1, i15 %listeningPortTable_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:69]   --->   Operation 52 'store' 'store_ln69' <Predicate = (tmp_i & !and_ln63 & and_ln67)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_5 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %portTable2rxApp_listen_rsp, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (tmp_i & !and_ln63 & and_ln67)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln71 = br void %listening_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:71]   --->   Operation 54 'br' 'br_ln71' <Predicate = (tmp_i & !and_ln63 & and_ln67)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %portTable2rxApp_listen_rsp, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (tmp_i & and_ln63)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln66 = br void %listening_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:66]   --->   Operation 56 'br' 'br_ln66' <Predicate = (tmp_i & and_ln63)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read on port 'rxApp2portTable_listen_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [41]  (1.17 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo read on port 'pt_portCheckListening_req_fifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.17 ns)

 <State 3>: 1.21ns
The critical path consists of the following:
	'getelementptr' operation ('din', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:81) [36]  (0 ns)
	'load' operation ('listeningPortTable_load_1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'listeningPortTable' [37]  (1.21 ns)

 <State 4>: 1.33ns
The critical path consists of the following:
	'load' operation ('listeningPortTable_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:63) on array 'listeningPortTable' [45]  (1.21 ns)
	'xor' operation ('xor_ln67', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:67) [51]  (0 ns)
	'and' operation ('and_ln67', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:67) [52]  (0.122 ns)

 <State 5>: 1.21ns
The critical path consists of the following:
	'getelementptr' operation ('listeningPortTable_addr_2', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:69) [59]  (0 ns)
	'store' operation ('store_ln69', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:69) of constant 1 on array 'listeningPortTable' [60]  (1.21 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
