// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SaturnShuttleFrontend(	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
  input         clock,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
  input         reset,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
  input  [1:0]  io_core_status_prv,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [31:0] io_core_ex_uop_inst,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [39:0] io_core_ex_uop_pc,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [63:0] io_core_ex_uop_rs1_data,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [63:0] io_core_ex_uop_rs2_data,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [10:0] io_core_ex_vconfig_vl,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_vconfig_vtype_vill,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [54:0] io_core_ex_vconfig_vtype_reserved,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_vconfig_vtype_vma,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_vconfig_vtype_vta,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [2:0]  io_core_ex_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [1:0]  io_core_ex_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [9:0]  io_core_ex_vstart,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_ex_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_ex_fire,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_kill,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_req_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_mem_tlb_req_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [39:0] io_core_mem_tlb_req_bits_vaddr,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_core_mem_tlb_req_bits_size,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [4:0]  io_core_mem_tlb_req_bits_cmd,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_core_mem_tlb_req_bits_prv,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_miss,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [31:0] io_core_mem_tlb_resp_paddr,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_pf_ld,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_pf_st,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_ae_ld,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_ae_st,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_ma_ld,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_mem_tlb_resp_ma_st,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [63:0] io_core_mem_frs1,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_wb_store_pending,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_wb_retire_late,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [39:0] io_core_wb_pc,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_wb_xcpt,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [4:0]  io_core_wb_cause,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [39:0] io_core_wb_tval,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [1:0]  io_core_wb_vxrm,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [2:0]  io_core_wb_frm,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_wb_scalar_check_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [31:0] io_core_wb_scalar_check_bits_addr,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_core_wb_scalar_check_bits_store,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_wb_internal_replay,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_wb_block_all,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vstart_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [9:0]  io_core_set_vstart_bits,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vconfig_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [10:0] io_core_set_vconfig_bits_vl,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vconfig_bits_vtype_vill,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [54:0] io_core_set_vconfig_bits_vtype_reserved,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vconfig_bits_vtype_vma,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vconfig_bits_vtype_vta,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [2:0]  io_core_set_vconfig_bits_vtype_vsew,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_set_vconfig_bits_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_core_set_vconfig_bits_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_core_trap_check_busy,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_issue_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_issue_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [31:0] io_issue_bits_bits,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [10:0] io_issue_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [2:0]  io_issue_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_issue_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_issue_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [9:0]  io_issue_bits_vstart,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [2:0]  io_issue_bits_segstart,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [2:0]  io_issue_bits_segend,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [63:0] io_issue_bits_rs1_data,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [63:0] io_issue_bits_rs2_data,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [19:0] io_issue_bits_page,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [2:0]  io_issue_bits_rm,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_issue_bits_emul,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_issue_bits_mop,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_index_access_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_index_access_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [4:0]  io_index_access_vrs,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [10:0] io_index_access_eidx,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [1:0]  io_index_access_eew,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input  [63:0] io_index_access_idx,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_mask_access_ready,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_mask_access_valid,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [10:0] io_mask_access_eidx,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_mask_access_mask,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output [39:0] io_scalar_check_addr,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  output        io_scalar_check_store,	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
  input         io_scalar_check_conflict	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
);

  wire        _itc_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _itc_io_s1_tlb_req_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [39:0] _itc_io_s1_tlb_req_bits_vaddr;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [1:0]  _itc_io_s1_tlb_req_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [4:0]  _itc_io_s1_tlb_req_bits_cmd;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [1:0]  _itc_io_s1_tlb_req_bits_prv;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [39:0] _itc_io_pc;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _itc_io_vstart_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [9:0]  _itc_io_vstart_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _itc_io_xcpt_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [63:0] _itc_io_xcpt_bits_cause;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [39:0] _itc_io_xcpt_bits_tval;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _itc_io_issue_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [31:0] _itc_io_issue_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [10:0] _itc_io_issue_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [2:0]  _itc_io_issue_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _itc_io_issue_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [1:0]  _itc_io_issue_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [9:0]  _itc_io_issue_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [2:0]  _itc_io_issue_bits_segstart;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [2:0]  _itc_io_issue_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [63:0] _itc_io_issue_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [63:0] _itc_io_issue_bits_rs2_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [19:0] _itc_io_issue_bits_page;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [2:0]  _itc_io_issue_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [1:0]  _itc_io_issue_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire [1:0]  _itc_io_issue_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
  wire        _ptc_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [31:0] _ptc_io_s1_inst_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s1_tlb_req_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [39:0] _ptc_io_s1_tlb_req_bits_vaddr;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s1_tlb_req_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [4:0]  _ptc_io_s1_tlb_req_bits_cmd;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s1_tlb_req_bits_prv;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_inst_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [31:0] _ptc_io_s2_inst_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_vstart_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [9:0]  _ptc_io_s2_vstart_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_retire;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_xcpt_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [63:0] _ptc_io_s2_xcpt_bits_cause;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [39:0] _ptc_io_s2_xcpt_bits_tval;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [39:0] _ptc_io_s2_pc;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_internal_replay_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [39:0] _ptc_io_s2_internal_replay_bits_pc;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [31:0] _ptc_io_s2_internal_replay_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [10:0] _ptc_io_s2_internal_replay_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_internal_replay_bits_vconfig_vtype_vill;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [54:0] _ptc_io_s2_internal_replay_bits_vconfig_vtype_reserved;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_internal_replay_bits_vconfig_vtype_vma;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_internal_replay_bits_vconfig_vtype_vta;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [2:0]  _ptc_io_s2_internal_replay_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [9:0]  _ptc_io_s2_internal_replay_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [63:0] _ptc_io_s2_internal_replay_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [63:0] _ptc_io_s2_internal_replay_bits_rs2_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [2:0]  _ptc_io_s2_internal_replay_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_internal_replay_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_internal_replay_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_issue_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [31:0] _ptc_io_s2_issue_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [10:0] _ptc_io_s2_issue_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [2:0]  _ptc_io_s2_issue_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire        _ptc_io_s2_issue_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_issue_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [9:0]  _ptc_io_s2_issue_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [2:0]  _ptc_io_s2_issue_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [63:0] _ptc_io_s2_issue_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [63:0] _ptc_io_s2_issue_bits_rs2_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [19:0] _ptc_io_s2_issue_bits_page;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [2:0]  _ptc_io_s2_issue_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_issue_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  wire [1:0]  _ptc_io_s2_issue_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
  reg         replayed;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:35:25]
  reg         ptc_io_s1_kill_r;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:51:51]
  wire        mem_tlb_resp_miss = io_core_mem_tlb_resp_miss | ~io_core_mem_tlb_req_ready;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:56:{50,53}]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
    if (reset)	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      replayed <= 1'h0;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :35:25]
    else	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      replayed <= ~io_issue_ready & (~io_issue_ready & _ptc_io_s2_inst_valid | replayed);	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19, :35:25, :38:82, :90:{25,50,61}, :91:{25,36}]
    if (io_core_ex_valid)	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:20:14]
      ptc_io_s1_kill_r <= io_core_ex_fire;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:51:51]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
    initial begin	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
        replayed = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :35:25]
        ptc_io_s1_kill_r = _RANDOM[/*Zero width*/ 1'b0][1];	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :35:25, :51:51]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EarlyTrapCheck ptc (	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .clock                                               (clock),
    .reset                                               (reset),
    .io_busy                                             (_ptc_io_busy),
    .io_s0_in_valid                                      (io_core_ex_valid & ~_itc_io_busy & ~(replayed & ~io_issue_ready)),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19, :35:25, :38:{52,65,68,79,82}]
    .io_s0_in_bits_inst                                  (io_core_ex_uop_inst),
    .io_s0_in_bits_pc                                    (io_core_ex_uop_pc),
    .io_s0_in_bits_status_prv                            (io_core_status_prv),
    .io_s0_in_bits_vconfig_vl                            (io_core_ex_vconfig_vl),
    .io_s0_in_bits_vconfig_vtype_vill                    (io_core_ex_vconfig_vtype_vill),
    .io_s0_in_bits_vconfig_vtype_reserved                (io_core_ex_vconfig_vtype_reserved),
    .io_s0_in_bits_vconfig_vtype_vma                     (io_core_ex_vconfig_vtype_vma),
    .io_s0_in_bits_vconfig_vtype_vta                     (io_core_ex_vconfig_vtype_vta),
    .io_s0_in_bits_vconfig_vtype_vsew                    (io_core_ex_vconfig_vtype_vsew),
    .io_s0_in_bits_vconfig_vtype_vlmul_sign              (io_core_ex_vconfig_vtype_vlmul_sign),
    .io_s0_in_bits_vconfig_vtype_vlmul_mag               (io_core_ex_vconfig_vtype_vlmul_mag),
    .io_s0_in_bits_vstart                                (io_core_ex_vstart),
    .io_s0_in_bits_rs1                                   (io_core_ex_uop_rs1_data),
    .io_s0_in_bits_rs2                                   (io_core_ex_uop_rs2_data),
    .io_s1_inst_bits                                     (_ptc_io_s1_inst_bits),
    .io_s1_rs1_valid                                     ((_ptc_io_s1_inst_bits[14:12] == 3'h1 | _ptc_io_s1_inst_bits[14:12] == 3'h5) & ~(_ptc_io_s1_inst_bits[6:0] == 7'h7 | _ptc_io_s1_inst_bits[6:0] == 7'h27)),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :72:20, generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19, :49:{47,50}]
    .io_s1_rs1_bits                                      (io_core_mem_frs1),
    .io_s1_kill                                          (io_core_mem_kill | ~ptc_io_s1_kill_r),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:51:{38,41,51}]
    .io_s1_tlb_req_valid                                 (_ptc_io_s1_tlb_req_valid),
    .io_s1_tlb_req_bits_vaddr                            (_ptc_io_s1_tlb_req_bits_vaddr),
    .io_s1_tlb_req_bits_size                             (_ptc_io_s1_tlb_req_bits_size),
    .io_s1_tlb_req_bits_cmd                              (_ptc_io_s1_tlb_req_bits_cmd),
    .io_s1_tlb_req_bits_prv                              (_ptc_io_s1_tlb_req_bits_prv),
    .io_s1_tlb_resp_miss                                 (mem_tlb_resp_miss),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:56:50]
    .io_s1_tlb_resp_paddr                                (io_core_mem_tlb_resp_paddr),
    .io_s1_tlb_resp_pf_ld                                (io_core_mem_tlb_resp_pf_ld),
    .io_s1_tlb_resp_pf_st                                (io_core_mem_tlb_resp_pf_st),
    .io_s1_tlb_resp_ae_ld                                (io_core_mem_tlb_resp_ae_ld),
    .io_s1_tlb_resp_ae_st                                (io_core_mem_tlb_resp_ae_st),
    .io_s1_tlb_resp_ma_ld                                (io_core_mem_tlb_resp_ma_ld),
    .io_s1_tlb_resp_ma_st                                (io_core_mem_tlb_resp_ma_st),
    .io_s2_scalar_store_pending                          (io_core_wb_store_pending),
    .io_s2_inst_valid                                    (_ptc_io_s2_inst_valid),
    .io_s2_inst_bits_bits                                (_ptc_io_s2_inst_bits_bits),
    .io_s2_vstart_valid                                  (_ptc_io_s2_vstart_valid),
    .io_s2_vstart_bits                                   (_ptc_io_s2_vstart_bits),
    .io_s2_retire                                        (_ptc_io_s2_retire),
    .io_s2_xcpt_valid                                    (_ptc_io_s2_xcpt_valid),
    .io_s2_xcpt_bits_cause                               (_ptc_io_s2_xcpt_bits_cause),
    .io_s2_xcpt_bits_tval                                (_ptc_io_s2_xcpt_bits_tval),
    .io_s2_pc                                            (_ptc_io_s2_pc),
    .io_s2_internal_replay_valid                         (_ptc_io_s2_internal_replay_valid),
    .io_s2_internal_replay_bits_pc                       (_ptc_io_s2_internal_replay_bits_pc),
    .io_s2_internal_replay_bits_bits                     (_ptc_io_s2_internal_replay_bits_bits),
    .io_s2_internal_replay_bits_vconfig_vl               (_ptc_io_s2_internal_replay_bits_vconfig_vl),
    .io_s2_internal_replay_bits_vconfig_vtype_vill       (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vill),
    .io_s2_internal_replay_bits_vconfig_vtype_reserved   (_ptc_io_s2_internal_replay_bits_vconfig_vtype_reserved),
    .io_s2_internal_replay_bits_vconfig_vtype_vma        (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vma),
    .io_s2_internal_replay_bits_vconfig_vtype_vta        (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vta),
    .io_s2_internal_replay_bits_vconfig_vtype_vsew       (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vsew),
    .io_s2_internal_replay_bits_vconfig_vtype_vlmul_sign (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_sign),
    .io_s2_internal_replay_bits_vconfig_vtype_vlmul_mag  (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_mag),
    .io_s2_internal_replay_bits_vstart                   (_ptc_io_s2_internal_replay_bits_vstart),
    .io_s2_internal_replay_bits_rs1_data                 (_ptc_io_s2_internal_replay_bits_rs1_data),
    .io_s2_internal_replay_bits_rs2_data                 (_ptc_io_s2_internal_replay_bits_rs2_data),
    .io_s2_internal_replay_bits_rm                       (_ptc_io_s2_internal_replay_bits_rm),
    .io_s2_internal_replay_bits_emul                     (_ptc_io_s2_internal_replay_bits_emul),
    .io_s2_internal_replay_bits_mop                      (_ptc_io_s2_internal_replay_bits_mop),
    .io_s2_issue_ready                                   (~_itc_io_busy & io_issue_ready),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19, :38:52, :96:41]
    .io_s2_issue_valid                                   (_ptc_io_s2_issue_valid),
    .io_s2_issue_bits_bits                               (_ptc_io_s2_issue_bits_bits),
    .io_s2_issue_bits_vconfig_vl                         (_ptc_io_s2_issue_bits_vconfig_vl),
    .io_s2_issue_bits_vconfig_vtype_vsew                 (_ptc_io_s2_issue_bits_vconfig_vtype_vsew),
    .io_s2_issue_bits_vconfig_vtype_vlmul_sign           (_ptc_io_s2_issue_bits_vconfig_vtype_vlmul_sign),
    .io_s2_issue_bits_vconfig_vtype_vlmul_mag            (_ptc_io_s2_issue_bits_vconfig_vtype_vlmul_mag),
    .io_s2_issue_bits_vstart                             (_ptc_io_s2_issue_bits_vstart),
    .io_s2_issue_bits_segend                             (_ptc_io_s2_issue_bits_segend),
    .io_s2_issue_bits_rs1_data                           (_ptc_io_s2_issue_bits_rs1_data),
    .io_s2_issue_bits_rs2_data                           (_ptc_io_s2_issue_bits_rs2_data),
    .io_s2_issue_bits_page                               (_ptc_io_s2_issue_bits_page),
    .io_s2_issue_bits_rm                                 (_ptc_io_s2_issue_bits_rm),
    .io_s2_issue_bits_emul                               (_ptc_io_s2_issue_bits_emul),
    .io_s2_issue_bits_mop                                (_ptc_io_s2_issue_bits_mop),
    .io_s2_vxrm                                          (io_core_wb_vxrm),
    .io_s2_frm                                           (io_core_wb_frm)
  );
  IterativeTrapCheck itc (	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:33:19]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_status_prv                          (io_core_status_prv),
    .io_in_valid                            (_ptc_io_s2_internal_replay_valid),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_pc                          (_ptc_io_s2_internal_replay_bits_pc),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_bits                        (_ptc_io_s2_internal_replay_bits_bits),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vl                  (_ptc_io_s2_internal_replay_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vill          (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vill),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_reserved      (_ptc_io_s2_internal_replay_bits_vconfig_vtype_reserved),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vma           (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vma),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vta           (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vta),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vsew          (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vlmul_sign    (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vconfig_vtype_vlmul_mag     (_ptc_io_s2_internal_replay_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_vstart                      (_ptc_io_s2_internal_replay_bits_vstart),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_rs1_data                    (_ptc_io_s2_internal_replay_bits_rs1_data),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_rs2_data                    (_ptc_io_s2_internal_replay_bits_rs2_data),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_rm                          (_ptc_io_s2_internal_replay_bits_rm),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_emul                        (_ptc_io_s2_internal_replay_bits_emul),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_in_bits_mop                         (_ptc_io_s2_internal_replay_bits_mop),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:32:19]
    .io_busy                                (_itc_io_busy),
    .io_s1_tlb_req_valid                    (_itc_io_s1_tlb_req_valid),
    .io_s1_tlb_req_bits_vaddr               (_itc_io_s1_tlb_req_bits_vaddr),
    .io_s1_tlb_req_bits_size                (_itc_io_s1_tlb_req_bits_size),
    .io_s1_tlb_req_bits_cmd                 (_itc_io_s1_tlb_req_bits_cmd),
    .io_s1_tlb_req_bits_prv                 (_itc_io_s1_tlb_req_bits_prv),
    .io_tlb_resp_miss                       (mem_tlb_resp_miss),	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:56:50]
    .io_tlb_resp_paddr                      (io_core_mem_tlb_resp_paddr),
    .io_tlb_resp_pf_ld                      (io_core_mem_tlb_resp_pf_ld),
    .io_tlb_resp_pf_st                      (io_core_mem_tlb_resp_pf_st),
    .io_tlb_resp_ae_ld                      (io_core_mem_tlb_resp_ae_ld),
    .io_tlb_resp_ae_st                      (io_core_mem_tlb_resp_ae_st),
    .io_tlb_resp_ma_ld                      (io_core_mem_tlb_resp_ma_ld),
    .io_tlb_resp_ma_st                      (io_core_mem_tlb_resp_ma_st),
    .io_retire                              (io_core_wb_retire_late),
    .io_pc                                  (_itc_io_pc),
    .io_vstart_valid                        (_itc_io_vstart_valid),
    .io_vstart_bits                         (_itc_io_vstart_bits),
    .io_vconfig_valid                       (io_core_set_vconfig_valid),
    .io_vconfig_bits_vl                     (io_core_set_vconfig_bits_vl),
    .io_vconfig_bits_vtype_vill             (io_core_set_vconfig_bits_vtype_vill),
    .io_vconfig_bits_vtype_reserved         (io_core_set_vconfig_bits_vtype_reserved),
    .io_vconfig_bits_vtype_vma              (io_core_set_vconfig_bits_vtype_vma),
    .io_vconfig_bits_vtype_vta              (io_core_set_vconfig_bits_vtype_vta),
    .io_vconfig_bits_vtype_vsew             (io_core_set_vconfig_bits_vtype_vsew),
    .io_vconfig_bits_vtype_vlmul_sign       (io_core_set_vconfig_bits_vtype_vlmul_sign),
    .io_vconfig_bits_vtype_vlmul_mag        (io_core_set_vconfig_bits_vtype_vlmul_mag),
    .io_xcpt_valid                          (_itc_io_xcpt_valid),
    .io_xcpt_bits_cause                     (_itc_io_xcpt_bits_cause),
    .io_xcpt_bits_tval                      (_itc_io_xcpt_bits_tval),
    .io_issue_ready                         (io_issue_ready),
    .io_issue_valid                         (_itc_io_issue_valid),
    .io_issue_bits_bits                     (_itc_io_issue_bits_bits),
    .io_issue_bits_vconfig_vl               (_itc_io_issue_bits_vconfig_vl),
    .io_issue_bits_vconfig_vtype_vsew       (_itc_io_issue_bits_vconfig_vtype_vsew),
    .io_issue_bits_vconfig_vtype_vlmul_sign (_itc_io_issue_bits_vconfig_vtype_vlmul_sign),
    .io_issue_bits_vconfig_vtype_vlmul_mag  (_itc_io_issue_bits_vconfig_vtype_vlmul_mag),
    .io_issue_bits_vstart                   (_itc_io_issue_bits_vstart),
    .io_issue_bits_segstart                 (_itc_io_issue_bits_segstart),
    .io_issue_bits_segend                   (_itc_io_issue_bits_segend),
    .io_issue_bits_rs1_data                 (_itc_io_issue_bits_rs1_data),
    .io_issue_bits_rs2_data                 (_itc_io_issue_bits_rs2_data),
    .io_issue_bits_page                     (_itc_io_issue_bits_page),
    .io_issue_bits_rm                       (_itc_io_issue_bits_rm),
    .io_issue_bits_emul                     (_itc_io_issue_bits_emul),
    .io_issue_bits_mop                      (_itc_io_issue_bits_mop),
    .io_index_access_ready                  (io_index_access_ready),
    .io_index_access_valid                  (io_index_access_valid),
    .io_index_access_vrs                    (io_index_access_vrs),
    .io_index_access_eidx                   (io_index_access_eidx),
    .io_index_access_eew                    (io_index_access_eew),
    .io_index_access_idx                    (io_index_access_idx),
    .io_mask_access_ready                   (io_mask_access_ready),
    .io_mask_access_valid                   (io_mask_access_valid),
    .io_mask_access_eidx                    (io_mask_access_eidx),
    .io_mask_access_mask                    (io_mask_access_mask)
  );
  assign io_core_ex_ready = ~_itc_io_busy & ~(replayed & ~io_issue_ready);	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :33:19, :35:25, :38:{52,82}, :47:{45,48,59}]
  assign io_core_mem_tlb_req_valid = _itc_io_busy ? _itc_io_s1_tlb_req_valid : _ptc_io_s1_tlb_req_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :53:35]
  assign io_core_mem_tlb_req_bits_vaddr = _itc_io_busy ? _itc_io_s1_tlb_req_bits_vaddr : _ptc_io_s1_tlb_req_bits_vaddr;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :54:35]
  assign io_core_mem_tlb_req_bits_size = _itc_io_busy ? _itc_io_s1_tlb_req_bits_size : _ptc_io_s1_tlb_req_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :54:35]
  assign io_core_mem_tlb_req_bits_cmd = _itc_io_busy ? _itc_io_s1_tlb_req_bits_cmd : _ptc_io_s1_tlb_req_bits_cmd;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :54:35]
  assign io_core_mem_tlb_req_bits_prv = _itc_io_busy ? _itc_io_s1_tlb_req_bits_prv : _ptc_io_s1_tlb_req_bits_prv;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :54:35]
  assign io_core_wb_pc = _itc_io_busy ? _itc_io_pc : _ptc_io_s2_pc;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :76:33]
  assign io_core_wb_xcpt = _itc_io_busy ? _itc_io_xcpt_valid : _ptc_io_s2_xcpt_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :77:33]
  assign io_core_wb_cause = _itc_io_busy ? _itc_io_xcpt_bits_cause[4:0] : _ptc_io_s2_xcpt_bits_cause[4:0];	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :78:33]
  assign io_core_wb_tval = _itc_io_busy ? _itc_io_xcpt_bits_tval : _ptc_io_s2_xcpt_bits_tval;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :79:33]
  assign io_core_wb_scalar_check_ready = ~io_scalar_check_conflict & ~(_ptc_io_s2_inst_valid & (_ptc_io_s2_inst_bits_bits[6:0] == 7'h7 | _ptc_io_s2_inst_bits_bits[6:0] == 7'h27));	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:56:20, generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :106:{36,62,65,88}]
  assign io_core_wb_internal_replay = _ptc_io_s2_internal_replay_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19]
  assign io_core_wb_block_all = _itc_io_busy | _ptc_io_s2_inst_valid & ~_ptc_io_s2_retire & ~_ptc_io_s2_internal_replay_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :81:{46,74,92,95}]
  assign io_core_set_vstart_valid = _itc_io_busy ? _itc_io_vstart_valid : _ptc_io_s2_vstart_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :84:29]
  assign io_core_set_vstart_bits = _itc_io_busy ? _itc_io_vstart_bits : _ptc_io_s2_vstart_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :84:29]
  assign io_core_trap_check_busy = _ptc_io_busy | _itc_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :98:42]
  assign io_issue_valid = _itc_io_busy ? _itc_io_issue_valid : _ptc_io_s2_issue_valid;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :93:24]
  assign io_issue_bits_bits = _itc_io_busy ? _itc_io_issue_bits_bits : _ptc_io_s2_issue_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_vconfig_vl = _itc_io_busy ? _itc_io_issue_bits_vconfig_vl : _ptc_io_s2_issue_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_vconfig_vtype_vsew = _itc_io_busy ? _itc_io_issue_bits_vconfig_vtype_vsew : _ptc_io_s2_issue_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_vconfig_vtype_vlmul_sign = _itc_io_busy ? _itc_io_issue_bits_vconfig_vtype_vlmul_sign : _ptc_io_s2_issue_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_vconfig_vtype_vlmul_mag = _itc_io_busy ? _itc_io_issue_bits_vconfig_vtype_vlmul_mag : _ptc_io_s2_issue_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_vstart = _itc_io_busy ? _itc_io_issue_bits_vstart : _ptc_io_s2_issue_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_segstart = _itc_io_busy ? _itc_io_issue_bits_segstart : 3'h0;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_segend = _itc_io_busy ? _itc_io_issue_bits_segend : _ptc_io_s2_issue_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_rs1_data = _itc_io_busy ? _itc_io_issue_bits_rs1_data : _ptc_io_s2_issue_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_rs2_data = _itc_io_busy ? _itc_io_issue_bits_rs2_data : _ptc_io_s2_issue_bits_rs2_data;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_page = _itc_io_busy ? _itc_io_issue_bits_page : _ptc_io_s2_issue_bits_page;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_rm = _itc_io_busy ? _itc_io_issue_bits_rm : _ptc_io_s2_issue_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_emul = _itc_io_busy ? _itc_io_issue_bits_emul : _ptc_io_s2_issue_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_issue_bits_mop = _itc_io_busy ? _itc_io_issue_bits_mop : _ptc_io_s2_issue_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :32:19, :33:19, :94:24]
  assign io_scalar_check_addr = {8'h0, io_core_wb_scalar_check_bits_addr};	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7, :103:24]
  assign io_scalar_check_store = io_core_wb_scalar_check_bits_store;	// @[generators/saturn/src/main/scala/shuttle/Frontend.scala:19:7]
endmodule

