LSE_CPS_ID_1 "c:/fpgaprojects/flipflops/reset_sinc.v:3[2:9]"
LSE_CPS_ID_2 "c:/fpgaprojects/flipflops/reset_sinc.v:21[5] 25[8]"
LSE_CPS_ID_3 "c:/fpgaprojects/flipflops/reset_sinc.v:32[5:19]"
LSE_CPS_ID_4 "c:/fpgaprojects/flipflops/reset_sinc.v:21[5] 25[8]"
LSE_CPS_ID_5 "c:/fpgaprojects/flipflops/reset_sinc.v:2[8:13]"
LSE_CPS_ID_6 "c:/fpgaprojects/flipflops/reset_sinc.v:4[9:15]"
LSE_CPS_ID_7 "c:/fpgaprojects/flipflops/reset_sinc.v:3[2:9]"
LSE_CPS_ID_8 "c:/fpgaprojects/flipflops/reset_sinc.v:21[5] 25[8]"
