
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/xalancbmk_99B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3058721 heartbeat IPC: 3.26934 cumulative IPC: 3.26934 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3058721 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 36892693 heartbeat IPC: 0.295561 cumulative IPC: 0.295561 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 75946891 heartbeat IPC: 0.256054 cumulative IPC: 0.274393 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 111834122 heartbeat IPC: 0.278651 cumulative IPC: 0.275798 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 147526149 heartbeat IPC: 0.280175 cumulative IPC: 0.276879 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 184021390 heartbeat IPC: 0.274008 cumulative IPC: 0.2763 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 218909336 heartbeat IPC: 0.286632 cumulative IPC: 0.27797 (Simulation time: 0 hr 11 min 29 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 254474032 heartbeat IPC: 0.281178 cumulative IPC: 0.278424 (Simulation time: 0 hr 13 min 35 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 292955653 heartbeat IPC: 0.259864 cumulative IPC: 0.27596 (Simulation time: 0 hr 15 min 36 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 326813350 heartbeat IPC: 0.295354 cumulative IPC: 0.277988 (Simulation time: 0 hr 17 min 9 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 360312984 heartbeat IPC: 0.298511 cumulative IPC: 0.279913 (Simulation time: 0 hr 18 min 28 sec) 
Finished CPU 0 instructions: 100000000 cycles: 357254263 cumulative IPC: 0.279913 (Simulation time: 0 hr 18 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.279913 instructions: 100000000 cycles: 357254263
cpu0_DTLB TOTAL     ACCESS:   22795766  HIT:   22235115  MISS:     560651
cpu0_DTLB LOAD      ACCESS:   21415920  HIT:   20864866  MISS:     551054
cpu0_DTLB RFO       ACCESS:    1379846  HIT:    1370249  MISS:       9597
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.5878 cycles
cpu0_ITLB TOTAL     ACCESS:   13331723  HIT:   13304365  MISS:      27358
cpu0_ITLB LOAD      ACCESS:   13331723  HIT:   13304365  MISS:      27358
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.927 cycles
cpu0_L1I TOTAL     ACCESS:     670627  HIT:     563578  MISS:     107049
cpu0_L1I LOAD      ACCESS:     670627  HIT:     563578  MISS:     107049
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 35.4321 cycles
cpu0_STLB TOTAL     ACCESS:     588009  HIT:     172996  MISS:     415013
cpu0_STLB LOAD      ACCESS:     578412  HIT:     164957  MISS:     413455
cpu0_STLB RFO       ACCESS:       9597  HIT:       8039  MISS:       1558
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 38.6714 cycles
cpu0_L1D TOTAL     ACCESS:   17699535  HIT:   14554390  MISS:    3145145
cpu0_L1D LOAD      ACCESS:   15458792  HIT:   12331549  MISS:    3127243
cpu0_L1D RFO       ACCESS:    1870536  HIT:    1858584  MISS:      11952
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     370207  HIT:     364257  MISS:       5950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.28 cycles
cpu0_L2C TOTAL     ACCESS:    3279986  HIT:     136160  MISS:    3143826
cpu0_L2C LOAD      ACCESS:    3234282  HIT:     101460  MISS:    3132822
cpu0_L2C RFO       ACCESS:      11948  HIT:       2660  MISS:       9288
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      27806  HIT:      27417  MISS:        389
cpu0_L2C TRANSLATION ACCESS:       5950  HIT:       4623  MISS:       1327
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 139.013 cycles
LLC TOTAL     ACCESS:    3163837  HIT:     800724  MISS:    2363113
LLC LOAD      ACCESS:    3132822  HIT:     777180  MISS:    2355642
LLC RFO       ACCESS:       9287  HIT:       4281  MISS:       5006
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      20401  HIT:      18703  MISS:       1698
LLC TRANSLATION ACCESS:       1327  HIT:        560  MISS:        767
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.004 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     598029  ROW_BUFFER_MISS:    1763382
 DBUS AVG_CONGESTED_CYCLE:    3.91601
 WQ ROW_BUFFER_HIT:       3404  ROW_BUFFER_MISS:       4300  FULL:          0


CPU 0 Branch Prediction Accuracy: 90.7444% MPKI: 27.9345 Average ROB Occupancy at Mispredict: 19.3392
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.0087
BRANCH_CONDITIONAL: 27.8577
BRANCH_DIRECT_CALL: 0.00024
BRANCH_INDIRECT_CALL: 0.02508
BRANCH_RETURN: 0.04245

