<stg><name>kp_502_7</name>


<trans_list>

<trans id="748" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="84" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50 %store_ln5 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:51 %br_ln5 = br void %arrayidx84.case.0

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayidx84.case.0:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
arrayidx84.case.0:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx84.case.0:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx84.case.0:3 %br_ln5 = br i1 %tmp, void %arrayidx84.case.0.split, void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
arrayidx84.case.0.split:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:2 %zext_ln6 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:6 %A_0_addr = getelementptr i64 %A_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:7 %A_0_load = load i1 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:36 %A_1_addr = getelementptr i64 %A_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:37 %A_1_load = load i1 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:66 %A_2_addr = getelementptr i64 %A_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:67 %A_2_load = load i1 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:96 %A_3_addr = getelementptr i64 %A_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:97 %A_3_load = load i1 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx84.case.0.split:123 %add_ln5 = add i4 %i_1, i4 4

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx84.case.0.split:124 %store_ln5 = store i4 %add_ln5, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
:0 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:7 %A_0_load = load i1 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:37 %A_1_load = load i1 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:67 %A_2_load = load i1 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:97 %A_3_load = load i1 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:8 %temp_A = bitcast i64 %A_0_load

]]></Node>
<StgValue><ssdm name="temp_A"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:10 %mul3 = dmul i64 %temp_A, i64 4

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:38 %temp_A_1 = bitcast i64 %A_1_load

]]></Node>
<StgValue><ssdm name="temp_A_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:40 %mul3_1 = dmul i64 %temp_A_1, i64 4

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:68 %temp_A_2 = bitcast i64 %A_2_load

]]></Node>
<StgValue><ssdm name="temp_A_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:70 %mul3_2 = dmul i64 %temp_A_2, i64 4

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:98 %temp_A_3 = bitcast i64 %A_3_load

]]></Node>
<StgValue><ssdm name="temp_A_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:100 %mul3_3 = dmul i64 %temp_A_3, i64 4

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="166" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:10 %mul3 = dmul i64 %temp_A, i64 4

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:40 %mul3_1 = dmul i64 %temp_A_1, i64 4

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:70 %mul3_2 = dmul i64 %temp_A_2, i64 4

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:100 %mul3_3 = dmul i64 %temp_A_3, i64 4

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="170" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:10 %mul3 = dmul i64 %temp_A, i64 4

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:40 %mul3_1 = dmul i64 %temp_A_1, i64 4

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:70 %mul3_2 = dmul i64 %temp_A_2, i64 4

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:100 %mul3_3 = dmul i64 %temp_A_3, i64 4

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:3 %B_0_addr = getelementptr i64 %B_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:4 %B_0_load = load i1 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:10 %mul3 = dmul i64 %temp_A, i64 4

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:11 %C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:12 %C_0_load = load i1 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:33 %B_1_addr = getelementptr i64 %B_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:34 %B_1_load = load i1 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:40 %mul3_1 = dmul i64 %temp_A_1, i64 4

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:41 %C_1_addr = getelementptr i64 %C_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:42 %C_1_load = load i1 %C_1_addr

]]></Node>
<StgValue><ssdm name="C_1_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:63 %B_2_addr = getelementptr i64 %B_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:64 %B_2_load = load i1 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:70 %mul3_2 = dmul i64 %temp_A_2, i64 4

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:71 %C_2_addr = getelementptr i64 %C_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:72 %C_2_load = load i1 %C_2_addr

]]></Node>
<StgValue><ssdm name="C_2_load"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:93 %B_3_addr = getelementptr i64 %B_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:94 %B_3_load = load i1 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:100 %mul3_3 = dmul i64 %temp_A_3, i64 4

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:101 %C_3_addr = getelementptr i64 %C_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:102 %C_3_load = load i1 %C_3_addr

]]></Node>
<StgValue><ssdm name="C_3_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:4 %B_0_load = load i1 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:10 %mul3 = dmul i64 %temp_A, i64 4

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:12 %C_0_load = load i1 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:34 %B_1_load = load i1 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:40 %mul3_1 = dmul i64 %temp_A_1, i64 4

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:42 %C_1_load = load i1 %C_1_addr

]]></Node>
<StgValue><ssdm name="C_1_load"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:64 %B_2_load = load i1 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:70 %mul3_2 = dmul i64 %temp_A_2, i64 4

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:72 %C_2_load = load i1 %C_2_addr

]]></Node>
<StgValue><ssdm name="C_2_load"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:94 %B_3_load = load i1 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:100 %mul3_3 = dmul i64 %temp_A_3, i64 4

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1">
<![CDATA[
arrayidx84.case.0.split:102 %C_3_load = load i1 %C_3_addr

]]></Node>
<StgValue><ssdm name="C_3_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:5 %temp_B = bitcast i64 %B_0_load

]]></Node>
<StgValue><ssdm name="temp_B"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:9 %mul = dmul i64 %temp_B, i64 %temp_B

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:13 %bitcast_ln10 = bitcast i64 %C_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:14 %mul6 = dmul i64 %mul3, i64 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:35 %temp_B_1 = bitcast i64 %B_1_load

]]></Node>
<StgValue><ssdm name="temp_B_1"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:39 %mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:43 %bitcast_ln10_2 = bitcast i64 %C_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_2"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:44 %mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:65 %temp_B_2 = bitcast i64 %B_2_load

]]></Node>
<StgValue><ssdm name="temp_B_2"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:69 %mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:73 %bitcast_ln10_4 = bitcast i64 %C_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_4"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:74 %mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln10_4

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:95 %temp_B_3 = bitcast i64 %B_3_load

]]></Node>
<StgValue><ssdm name="temp_B_3"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:99 %mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:103 %bitcast_ln10_6 = bitcast i64 %C_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_6"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:104 %mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln10_6

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="222" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:9 %mul = dmul i64 %temp_B, i64 %temp_B

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:14 %mul6 = dmul i64 %mul3, i64 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:39 %mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:44 %mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:69 %mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:74 %mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln10_4

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:99 %mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:104 %mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln10_6

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="230" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:9 %mul = dmul i64 %temp_B, i64 %temp_B

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:14 %mul6 = dmul i64 %mul3, i64 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:39 %mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:44 %mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:69 %mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:74 %mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln10_4

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:99 %mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:104 %mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln10_6

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="238" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:9 %mul = dmul i64 %temp_B, i64 %temp_B

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:14 %mul6 = dmul i64 %mul3, i64 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:39 %mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:44 %mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:69 %mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:74 %mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln10_4

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:99 %mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:104 %mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln10_6

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:9 %mul = dmul i64 %temp_B, i64 %temp_B

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:14 %mul6 = dmul i64 %mul3, i64 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:39 %mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:44 %mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:69 %mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:74 %mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln10_4

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:99 %mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:104 %mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln10_6

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="254" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:15 %x_assign = dsub i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:45 %x_assign_1 = dsub i64 %mul_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:75 %x_assign_2 = dsub i64 %mul_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:105 %x_assign_3 = dsub i64 %mul_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:15 %x_assign = dsub i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:45 %x_assign_1 = dsub i64 %mul_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:75 %x_assign_2 = dsub i64 %mul_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:105 %x_assign_3 = dsub i64 %mul_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:15 %x_assign = dsub i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:45 %x_assign_1 = dsub i64 %mul_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:75 %x_assign_2 = dsub i64 %mul_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:105 %x_assign_3 = dsub i64 %mul_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:15 %x_assign = dsub i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:45 %x_assign_1 = dsub i64 %mul_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:75 %x_assign_2 = dsub i64 %mul_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:105 %x_assign_3 = dsub i64 %mul_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:15 %x_assign = dsub i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:16 %bitcast_ln10_1 = bitcast i64 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln10_1"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:17 %D_0_addr = getelementptr i64 %D_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_0_addr"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:18 %store_ln10 = store i64 %bitcast_ln10_1, i1 %D_0_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:45 %x_assign_1 = dsub i64 %mul_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:46 %bitcast_ln10_3 = bitcast i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln10_3"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:47 %D_1_addr = getelementptr i64 %D_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_1_addr"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:48 %store_ln10 = store i64 %bitcast_ln10_3, i1 %D_1_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:75 %x_assign_2 = dsub i64 %mul_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:76 %bitcast_ln10_5 = bitcast i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln10_5"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:77 %D_2_addr = getelementptr i64 %D_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_2_addr"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:78 %store_ln10 = store i64 %bitcast_ln10_5, i1 %D_2_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:105 %x_assign_3 = dsub i64 %mul_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:106 %bitcast_ln10_7 = bitcast i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln10_7"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:107 %D_3_addr = getelementptr i64 %D_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_3_addr"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:108 %store_ln10 = store i64 %bitcast_ln10_7, i1 %D_3_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="286" st_id="19" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="290" st_id="20" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="294" st_id="21" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="298" st_id="22" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="302" st_id="23" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="306" st_id="24" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="310" st_id="25" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="314" st_id="26" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="318" st_id="27" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="322" st_id="28" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="326" st_id="29" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="330" st_id="30" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="334" st_id="31" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="338" st_id="32" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="342" st_id="33" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="346" st_id="34" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="350" st_id="35" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="353" st_id="35" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="354" st_id="36" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="358" st_id="37" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="362" st_id="38" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="366" st_id="39" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="367" st_id="39" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="368" st_id="39" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="369" st_id="39" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="370" st_id="40" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="374" st_id="41" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="376" st_id="41" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="377" st_id="41" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="378" st_id="42" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="382" st_id="43" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="383" st_id="43" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="384" st_id="43" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="385" st_id="43" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="386" st_id="44" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="390" st_id="45" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="394" st_id="46" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="398" st_id="47" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="399" st_id="47" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="400" st_id="47" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="401" st_id="47" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="402" st_id="48" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:19 %temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="temp_D"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:49 %temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="temp_D_1"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:79 %temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="temp_D_2"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:109 %temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="temp_D_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="406" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:20 %xor_ln16 = xor i64 %B_0_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:21 %bitcast_ln16_4 = bitcast i64 %xor_ln16

]]></Node>
<StgValue><ssdm name="bitcast_ln16_4"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:22 %sub1 = dsub i64 %bitcast_ln16_4, i64 %temp_D

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:23 %mul1 = dmul i64 %temp_A, i64 2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:28 %add = dsub i64 %temp_D, i64 %temp_B

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:50 %xor_ln16_1 = xor i64 %B_1_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln16_1"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:51 %bitcast_ln16_5 = bitcast i64 %xor_ln16_1

]]></Node>
<StgValue><ssdm name="bitcast_ln16_5"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:52 %sub12_1 = dsub i64 %bitcast_ln16_5, i64 %temp_D_1

]]></Node>
<StgValue><ssdm name="sub12_1"/></StgValue>
</operation>

<operation id="414" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:53 %mul13_1 = dmul i64 %temp_A_1, i64 2

]]></Node>
<StgValue><ssdm name="mul13_1"/></StgValue>
</operation>

<operation id="415" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:58 %add_1 = dsub i64 %temp_D_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="416" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:80 %xor_ln16_2 = xor i64 %B_2_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln16_2"/></StgValue>
</operation>

<operation id="417" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:81 %bitcast_ln16_6 = bitcast i64 %xor_ln16_2

]]></Node>
<StgValue><ssdm name="bitcast_ln16_6"/></StgValue>
</operation>

<operation id="418" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:82 %sub12_2 = dsub i64 %bitcast_ln16_6, i64 %temp_D_2

]]></Node>
<StgValue><ssdm name="sub12_2"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:83 %mul13_2 = dmul i64 %temp_A_2, i64 2

]]></Node>
<StgValue><ssdm name="mul13_2"/></StgValue>
</operation>

<operation id="420" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:88 %add_2 = dsub i64 %temp_D_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="421" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:110 %xor_ln16_3 = xor i64 %B_3_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln16_3"/></StgValue>
</operation>

<operation id="422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:111 %bitcast_ln16_7 = bitcast i64 %xor_ln16_3

]]></Node>
<StgValue><ssdm name="bitcast_ln16_7"/></StgValue>
</operation>

<operation id="423" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:112 %sub12_3 = dsub i64 %bitcast_ln16_7, i64 %temp_D_3

]]></Node>
<StgValue><ssdm name="sub12_3"/></StgValue>
</operation>

<operation id="424" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:113 %mul13_3 = dmul i64 %temp_A_3, i64 2

]]></Node>
<StgValue><ssdm name="mul13_3"/></StgValue>
</operation>

<operation id="425" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:118 %add_3 = dsub i64 %temp_D_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="426" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:22 %sub1 = dsub i64 %bitcast_ln16_4, i64 %temp_D

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="427" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:23 %mul1 = dmul i64 %temp_A, i64 2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="428" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:28 %add = dsub i64 %temp_D, i64 %temp_B

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="429" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:52 %sub12_1 = dsub i64 %bitcast_ln16_5, i64 %temp_D_1

]]></Node>
<StgValue><ssdm name="sub12_1"/></StgValue>
</operation>

<operation id="430" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:53 %mul13_1 = dmul i64 %temp_A_1, i64 2

]]></Node>
<StgValue><ssdm name="mul13_1"/></StgValue>
</operation>

<operation id="431" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:58 %add_1 = dsub i64 %temp_D_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="432" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:82 %sub12_2 = dsub i64 %bitcast_ln16_6, i64 %temp_D_2

]]></Node>
<StgValue><ssdm name="sub12_2"/></StgValue>
</operation>

<operation id="433" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:83 %mul13_2 = dmul i64 %temp_A_2, i64 2

]]></Node>
<StgValue><ssdm name="mul13_2"/></StgValue>
</operation>

<operation id="434" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:88 %add_2 = dsub i64 %temp_D_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="435" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:112 %sub12_3 = dsub i64 %bitcast_ln16_7, i64 %temp_D_3

]]></Node>
<StgValue><ssdm name="sub12_3"/></StgValue>
</operation>

<operation id="436" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:113 %mul13_3 = dmul i64 %temp_A_3, i64 2

]]></Node>
<StgValue><ssdm name="mul13_3"/></StgValue>
</operation>

<operation id="437" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:118 %add_3 = dsub i64 %temp_D_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="438" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:22 %sub1 = dsub i64 %bitcast_ln16_4, i64 %temp_D

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="439" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:23 %mul1 = dmul i64 %temp_A, i64 2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="440" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:28 %add = dsub i64 %temp_D, i64 %temp_B

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="441" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:52 %sub12_1 = dsub i64 %bitcast_ln16_5, i64 %temp_D_1

]]></Node>
<StgValue><ssdm name="sub12_1"/></StgValue>
</operation>

<operation id="442" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:53 %mul13_1 = dmul i64 %temp_A_1, i64 2

]]></Node>
<StgValue><ssdm name="mul13_1"/></StgValue>
</operation>

<operation id="443" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:58 %add_1 = dsub i64 %temp_D_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="444" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:82 %sub12_2 = dsub i64 %bitcast_ln16_6, i64 %temp_D_2

]]></Node>
<StgValue><ssdm name="sub12_2"/></StgValue>
</operation>

<operation id="445" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:83 %mul13_2 = dmul i64 %temp_A_2, i64 2

]]></Node>
<StgValue><ssdm name="mul13_2"/></StgValue>
</operation>

<operation id="446" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:88 %add_2 = dsub i64 %temp_D_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="447" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:112 %sub12_3 = dsub i64 %bitcast_ln16_7, i64 %temp_D_3

]]></Node>
<StgValue><ssdm name="sub12_3"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:113 %mul13_3 = dmul i64 %temp_A_3, i64 2

]]></Node>
<StgValue><ssdm name="mul13_3"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:118 %add_3 = dsub i64 %temp_D_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="450" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:22 %sub1 = dsub i64 %bitcast_ln16_4, i64 %temp_D

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:23 %mul1 = dmul i64 %temp_A, i64 2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:28 %add = dsub i64 %temp_D, i64 %temp_B

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="453" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:52 %sub12_1 = dsub i64 %bitcast_ln16_5, i64 %temp_D_1

]]></Node>
<StgValue><ssdm name="sub12_1"/></StgValue>
</operation>

<operation id="454" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:53 %mul13_1 = dmul i64 %temp_A_1, i64 2

]]></Node>
<StgValue><ssdm name="mul13_1"/></StgValue>
</operation>

<operation id="455" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:58 %add_1 = dsub i64 %temp_D_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="456" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:82 %sub12_2 = dsub i64 %bitcast_ln16_6, i64 %temp_D_2

]]></Node>
<StgValue><ssdm name="sub12_2"/></StgValue>
</operation>

<operation id="457" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:83 %mul13_2 = dmul i64 %temp_A_2, i64 2

]]></Node>
<StgValue><ssdm name="mul13_2"/></StgValue>
</operation>

<operation id="458" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:88 %add_2 = dsub i64 %temp_D_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="459" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:112 %sub12_3 = dsub i64 %bitcast_ln16_7, i64 %temp_D_3

]]></Node>
<StgValue><ssdm name="sub12_3"/></StgValue>
</operation>

<operation id="460" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:113 %mul13_3 = dmul i64 %temp_A_3, i64 2

]]></Node>
<StgValue><ssdm name="mul13_3"/></StgValue>
</operation>

<operation id="461" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:118 %add_3 = dsub i64 %temp_D_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="462" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:22 %sub1 = dsub i64 %bitcast_ln16_4, i64 %temp_D

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:23 %mul1 = dmul i64 %temp_A, i64 2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="464" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:28 %add = dsub i64 %temp_D, i64 %temp_B

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="465" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:52 %sub12_1 = dsub i64 %bitcast_ln16_5, i64 %temp_D_1

]]></Node>
<StgValue><ssdm name="sub12_1"/></StgValue>
</operation>

<operation id="466" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:53 %mul13_1 = dmul i64 %temp_A_1, i64 2

]]></Node>
<StgValue><ssdm name="mul13_1"/></StgValue>
</operation>

<operation id="467" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:58 %add_1 = dsub i64 %temp_D_1, i64 %temp_B_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="468" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:82 %sub12_2 = dsub i64 %bitcast_ln16_6, i64 %temp_D_2

]]></Node>
<StgValue><ssdm name="sub12_2"/></StgValue>
</operation>

<operation id="469" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:83 %mul13_2 = dmul i64 %temp_A_2, i64 2

]]></Node>
<StgValue><ssdm name="mul13_2"/></StgValue>
</operation>

<operation id="470" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:88 %add_2 = dsub i64 %temp_D_2, i64 %temp_B_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="471" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:112 %sub12_3 = dsub i64 %bitcast_ln16_7, i64 %temp_D_3

]]></Node>
<StgValue><ssdm name="sub12_3"/></StgValue>
</operation>

<operation id="472" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:113 %mul13_3 = dmul i64 %temp_A_3, i64 2

]]></Node>
<StgValue><ssdm name="mul13_3"/></StgValue>
</operation>

<operation id="473" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:118 %add_3 = dsub i64 %temp_D_3, i64 %temp_B_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="474" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="475" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="476" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="477" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="478" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="479" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="480" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="481" st_id="54" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="482" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="483" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="484" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="485" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="486" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="487" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="488" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="489" st_id="55" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="490" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="491" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="494" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="495" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="496" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="498" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="499" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="500" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="501" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="502" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="503" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="504" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="505" st_id="57" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="506" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="507" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="508" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="509" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="510" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="511" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="512" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="513" st_id="58" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="514" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="515" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="516" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="517" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="518" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="519" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="520" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="521" st_id="59" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="522" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="523" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="524" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="525" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="526" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="527" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="528" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="529" st_id="60" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="530" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="531" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="532" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="533" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="534" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="535" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="536" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="537" st_id="61" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="538" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="539" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="540" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="541" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="546" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="547" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="548" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="549" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="550" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="551" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="552" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="553" st_id="63" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="554" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="555" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="556" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="557" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="558" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="559" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="560" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="561" st_id="64" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="562" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="563" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="564" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="565" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="566" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="567" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="568" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="569" st_id="65" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="570" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="578" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="579" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="580" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="582" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="584" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="585" st_id="67" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="586" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="587" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="588" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="589" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="590" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="591" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="592" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="593" st_id="68" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="594" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="595" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="596" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="597" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="598" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="599" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="600" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="601" st_id="69" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="602" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="603" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="604" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="605" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="606" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="607" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="608" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="609" st_id="70" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="610" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="611" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="612" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="613" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="614" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="615" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="616" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="617" st_id="71" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="618" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="619" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="622" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="623" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="624" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="626" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="627" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="628" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="629" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="630" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="631" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="632" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="633" st_id="73" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="634" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="635" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="636" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="637" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="638" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="639" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="640" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="641" st_id="74" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="642" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="643" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="644" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="645" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="646" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="647" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="648" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="649" st_id="75" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="650" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="651" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="652" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="653" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="654" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="655" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="656" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="657" st_id="76" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="658" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="659" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="660" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="661" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="662" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="663" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="664" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="665" st_id="77" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="666" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="667" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="668" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="669" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="670" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="671" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="672" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="673" st_id="78" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="674" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="675" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="676" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="677" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="678" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="679" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="680" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="681" st_id="79" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="682" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="683" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="684" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="685" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="686" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="687" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="688" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="689" st_id="80" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="690" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="693" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="694" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="695" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="696" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="697" st_id="81" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="698" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="699" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="700" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="701" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="702" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="703" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="704" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="705" st_id="82" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="706" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="707" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="708" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="709" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="710" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="711" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="712" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="713" st_id="83" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="714" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayidx84.case.0.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="715" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:24 %div = ddiv i64 %sub1, i64 %mul1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="716" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:25 %bitcast_ln16 = bitcast i64 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="717" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:26 %X1_0_addr = getelementptr i64 %X1_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X1_0_addr"/></StgValue>
</operation>

<operation id="718" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:27 %store_ln16 = store i64 %bitcast_ln16, i1 %X1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="719" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:29 %div1 = ddiv i64 %add, i64 %mul1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="720" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:30 %bitcast_ln17 = bitcast i64 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="721" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:31 %X2_0_addr = getelementptr i64 %X2_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X2_0_addr"/></StgValue>
</operation>

<operation id="722" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:32 %store_ln17 = store i64 %bitcast_ln17, i1 %X2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="723" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:54 %div_1 = ddiv i64 %sub12_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="724" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:55 %bitcast_ln16_1 = bitcast i64 %div_1

]]></Node>
<StgValue><ssdm name="bitcast_ln16_1"/></StgValue>
</operation>

<operation id="725" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:56 %X1_1_addr = getelementptr i64 %X1_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X1_1_addr"/></StgValue>
</operation>

<operation id="726" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:57 %store_ln16 = store i64 %bitcast_ln16_1, i1 %X1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="727" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:59 %div18_1 = ddiv i64 %add_1, i64 %mul13_1

]]></Node>
<StgValue><ssdm name="div18_1"/></StgValue>
</operation>

<operation id="728" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:60 %bitcast_ln17_1 = bitcast i64 %div18_1

]]></Node>
<StgValue><ssdm name="bitcast_ln17_1"/></StgValue>
</operation>

<operation id="729" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:61 %X2_1_addr = getelementptr i64 %X2_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X2_1_addr"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:62 %store_ln17 = store i64 %bitcast_ln17_1, i1 %X2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="731" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:84 %div_2 = ddiv i64 %sub12_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="732" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:85 %bitcast_ln16_2 = bitcast i64 %div_2

]]></Node>
<StgValue><ssdm name="bitcast_ln16_2"/></StgValue>
</operation>

<operation id="733" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:86 %X1_2_addr = getelementptr i64 %X1_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X1_2_addr"/></StgValue>
</operation>

<operation id="734" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:87 %store_ln16 = store i64 %bitcast_ln16_2, i1 %X1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:89 %div18_2 = ddiv i64 %add_2, i64 %mul13_2

]]></Node>
<StgValue><ssdm name="div18_2"/></StgValue>
</operation>

<operation id="736" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:90 %bitcast_ln17_2 = bitcast i64 %div18_2

]]></Node>
<StgValue><ssdm name="bitcast_ln17_2"/></StgValue>
</operation>

<operation id="737" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:91 %X2_2_addr = getelementptr i64 %X2_2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X2_2_addr"/></StgValue>
</operation>

<operation id="738" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:92 %store_ln17 = store i64 %bitcast_ln17_2, i1 %X2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="739" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:114 %div_3 = ddiv i64 %sub12_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="740" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:115 %bitcast_ln16_3 = bitcast i64 %div_3

]]></Node>
<StgValue><ssdm name="bitcast_ln16_3"/></StgValue>
</operation>

<operation id="741" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:116 %X1_3_addr = getelementptr i64 %X1_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X1_3_addr"/></StgValue>
</operation>

<operation id="742" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:117 %store_ln16 = store i64 %bitcast_ln16_3, i1 %X1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="743" st_id="84" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx84.case.0.split:119 %div18_3 = ddiv i64 %add_3, i64 %mul13_3

]]></Node>
<StgValue><ssdm name="div18_3"/></StgValue>
</operation>

<operation id="744" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64">
<![CDATA[
arrayidx84.case.0.split:120 %bitcast_ln17_3 = bitcast i64 %div18_3

]]></Node>
<StgValue><ssdm name="bitcast_ln17_3"/></StgValue>
</operation>

<operation id="745" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx84.case.0.split:121 %X2_3_addr = getelementptr i64 %X2_3, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="X2_3_addr"/></StgValue>
</operation>

<operation id="746" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
arrayidx84.case.0.split:122 %store_ln17 = store i64 %bitcast_ln17_3, i1 %X2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="747" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx84.case.0.split:125 %br_ln0 = br void %arrayidx84.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
