# Reading pref.tcl
# do FSM_Tarea_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/IntelFPGA2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/mux_2_to_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/mux_2_to_1.sv 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/fsm.sv 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/mantenimiento.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:03 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/mantenimiento.sv 
# -- Compiling module mantenimiento
# 
# Top level modules:
# 	mantenimiento
# End time: 18:44:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Taller_Diseno_Digital/Tarea_2 {C:/Taller_Diseno_Digital/Tarea_2/mantenimmiento_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:04 on Sep 13,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Taller_Diseno_Digital/Tarea_2" C:/Taller_Diseno_Digital/Tarea_2/mantenimmiento_tb.sv 
# -- Compiling module mantenimmiento_tb
# 
# Top level modules:
# 	mantenimmiento_tb
# End time: 18:44:04 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mantenimmiento_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mantenimmiento_tb 
# Start time: 18:44:04 on Sep 13,2024
# Loading sv_std.std
# Loading work.mantenimmiento_tb
# Loading work.mantenimiento
# Loading work.fsm
# Loading work.counter
# Loading work.mux_2_to_1
# Loading work.comparator
# Loading work.register
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Taller_Diseno_Digital/Tarea_2/mantenimmiento_tb.sv(67)
#    Time: 9550 ps  Iteration: 0  Instance: /mantenimmiento_tb
# 1
# Break in Module mantenimmiento_tb at C:/Taller_Diseno_Digital/Tarea_2/mantenimmiento_tb.sv line 67
# End time: 18:44:25 on Sep 13,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
