    <!-- module SB_DFFE (output Q, input C, E, D); -->
    <pb_type name="SB_DFFE" num_pb="1" blif_model=".subckt SB_DFFE">
     <output name="Q" num_pins="1"/>
     <clock  name="C" num_pins="1"/>
     <input  name="E" num_pins="1"/>
     <input  name="D" num_pins="1"/>
     <T_clock_to_Q max="10e-12" port="SB_DFFE.Q" clock="C"/>
     <T_setup    value="10e-12" port="SB_DFFE.E" clock="C"/>
     <T_setup    value="10e-12" port="SB_DFFE.D" clock="C"/>
    </pb_type>
