%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Kristofer Monisit at 2013-04-03 15:47:02 +0800 


%% Saved with string encoding Unicode (UTF-8) 



@article{mandal07,
	Author = {Mandal, S. and Sarpeshkar, R.},
	Date-Added = {2013-04-03 11:29:35 +0800},
	Date-Modified = {2013-04-03 11:29:44 +0800},
	Doi = {10.1109/TCSI.2007.895229},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {CMOS analogue integrated circuits;impedance matching;integrated circuit design;low-power electronics;planar antennas;radiofrequency identification;radiofrequency integrated circuits;rectennas;rectifying circuits;CMOS analog integrated circuits;RF power-up threshold;RFID applications;coupled resonator;far-field RF power extraction system;impedance matching networks;low-power CMOS rectifier design;parasitic capacitances;planar antennas;size 0.18 mum;size 0.5 mum;Antenna theory;Bandwidth;CMOS technology;Impedance matching;Parasitic capacitance;Planar arrays;Radio frequency;Radiofrequency identification;Rectifiers;Threshold voltage;Antennas;CMOS analog integrated circuits;circuit theory;rectifiers},
	Number = {6},
	Pages = {1177-1188},
	Title = {Low-Power CMOS Rectifier Design for RFID Applications},
	Volume = {54},
	Year = {2007},
	Abstract = {We investigate theoretical and practical aspects of the design of far-field RF power extraction systems consisting of antennas, impedance matching networks and rectifiers. Fundamental physical relationships that link the operating bandwidth and range are related to technology dependent quantities like threshold voltage and parasitic capacitances. This allows us to design efficient planar antennas, coupled resonator impedance matching networks and low-power rectifiers in standard CMOS technologies (0.5-mum and 0.18-mum) and accurately predict their performance. Experimental results from a prototype power extraction system that operates around 950 MHz and integrates these components together are presented. Our measured RF power-up threshold (in 0.18-mum, at 1 muW load) was 6 muWplusmn10%, closely matching the predicted value of 5.2 muW.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21hbmRhbDA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtYW5kYWwwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEzUJfzYHDIgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzYFSogAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWFuZGFsMDcucGRmAA4AGgAMAG0AYQBuAGQAYQBsADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tYW5kYWwwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2007.895229}}

@article{cho11,
	Author = {Cho, Sang-Hyun and Lee, Chang-Kyo and Kwon, Jong-Kee and Ryu, Seung-Tak},
	Date-Added = {2013-04-01 05:26:06 +0800},
	Date-Modified = {2013-04-01 05:26:10 +0800},
	Doi = {10.1109/JSSC.2011.2151450},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS integrated circuits;analogue-digital conversion;capacitors;digital-analogue conversion;error correction;redundancy;CMOS technology;DAC switching algorithm;MSB decision;multistep addition only digital error correction;power 550 muW;redundant decision cycle;size 0.13 mum;speed enhanced asynchronous SAR ADC;voltage 1.2 V;word length 10 bit;Algorithm design and analysis;Capacitors;Error correction;Power demand;Prototypes;Redundancy;Switches;Addition-only digital error correction (ADEC);SAR ADC;asynchronous;digital error correction;multistep binary error correction},
	Number = {8},
	Pages = {1881-1892},
	Title = {A 550- 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction},
	Volume = {46},
	Year = {2011},
	Abstract = {A speed-enhanced 10-b asynchronous SAR ADC with multistep addition-only digital error correction (ADEC) is presented with a straightforward DAC switching algorithm. The capacitor DAC is virtually divided into three sub-DACs for ADEC with negligible hardware overhead. The redundant decision cycles between stages reconfigure the capacitor connection of the DAC. These redundancies guarantee 10-b linearity under 4-b-accurate DAC settling in the MSB decision and the optimally designed ADC enhances the conversion speed by 37%. A prototype ADC was implemented in a CMOS 0.13-μm technology. The chip consumes 550 μW and achieves a 50.6-dB SNDR at 40 MS/s under a 1.2-V supply. The figure-of-merit (FOM) is 50 fJ/conversion-step.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2NobzExLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQljaG8xMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEzMbOzX7LGFBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzX5amAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2hvMTEucGRmAAAOABQACQBjAGgAbwAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hvMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2011.2151450}}

@misc{veco13,
	Author = {{Visayan Electric Company (VECO), Cebu City, Philippines}},
	Date-Added = {2013-03-28 00:46:09 +0800},
	Date-Modified = {2013-03-28 01:02:47 +0800},
	Month = {Mar},
	Year = {2013}}

@article{cao07,
	Author = {Cao, Xinping and Chiang, Wen-Jen and King, Ya-Chin and Lee, Yi-Kuen},
	Date-Added = {2013-03-27 07:11:33 +0800},
	Date-Modified = {2013-03-27 07:11:46 +0800},
	Doi = {10.1109/TPEL.2006.890009},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {DC-DC power convertors;PWM rectifiers;electric power generation;electromagnetic devices;feedback;feedforward;microsensors;printed circuits;supercapacitors;vibrations;CMOS integrated chips;electromagnetic energy harvesting circuit;energy conversion efficiency;energy storage element;feedback control;feedback converter;feedforward DC-DC PWM boost converter;integrated vibration power generator system;intelligent microsensor network;printed circuit board;rectifiers;supercapacitors;DC-DC power converters;Feedback circuits;Feedback control;Intelligent sensors;Power generation;Printed circuits;Pulse circuits;Pulse width modulation;Pulse width modulation converters;Voltage control;DC–DC pulsewidth modulation (PWM) boost converter;energy harvesting;integrated power generator;micro sensor network;vibration},
	Number = {2},
	Pages = {679--685},
	Title = {{Electromagnetic Energy Harvesting Circuit With Feedforward and Feedback DC ndash;DC PWM Boost Converter for Vibration Power Generator System}},
	Volume = {22},
	Year = {2007},
	Abstract = {This paper presents an integrated vibration power generator system. The system consists of a mini electromagnetic vibration power generator and a highly efficient energy harvesting circuit implemented on a minute printed circuit board and a 0.35-mum CMOS integrated chip. By introducing a feedback control into the dc-dc pulsewidth modulation (PWM) boost converter with feedforward control, the energy harvesting circuit can adjust the duty ratio of the converter following the variation of the input voltage and the voltage of energy storage element to get high energy conversion efficiency. The energy harvesting circuit rectifies the input ac voltage, steps up the dc output of the rectifier by the dc-dc PWM boost converter with feedforward and feedback control and stores the electric energy into a super capacitor, which can be used as a small electrical power supply for an intelligent micro sensor network},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2006.890009}}

@inproceedings{moghe10,
	Author = {Moghe, R. and Yang, Yi and Lambert, F. and Divan, D.},
	Booktitle = {Energy Conversion Congress and Exposition (ECCE), 2010 IEEE},
	Date-Added = {2013-03-25 16:09:42 +0800},
	Date-Modified = {2013-03-25 16:10:23 +0800},
	Doi = {10.1109/ECCE.2010.5618430},
	Keywords = {electric sensing devices;energy harvesting;smart power grids;temperature sensors;wireless sensor networks;AC-DC converter;communication network;current sensing;energy harvesting circuit design techniques;energy storage;low cost self powered stick-on wireless current design;power grid;smart grid;temperature wireless sensor;utility assets;Batteries;Conductors;Converters;Current measurement;Temperature measurement;Temperature sensors;Wireless communication;Ac-dc converter;Zigbee;current sensor;energy harvesting;signal conditioning;smart sensor;temperature sensor;utility asset monitor;wireless communication},
	Pages = {4453--4460},
	Title = {{Design of a low cost self powered ``Stick-on'' current and temperature wireless sensor for utility assets}},
	Year = {2010},
	Abstract = {Utilities require improved monitoring of their assets to ensure reliable power for their customers. Sensors presently available in the market cater to measuring multiple asset parameters and thus are expensive. This inhibits the utilities' ability to deploy such sensors on a large scale. This paper addresses design and implementation of a low cost self-powered “Stick-on” wireless current and temperature sensor that can be mass deployed by utilities. Novel energy harvesting circuit design techniques have been discussed and shown to operate over a wide current range. Technical challenges pertaining to energy storage, communication network, temperature and current sensing have been analyzed given the constraints of low cost. A first prototype has been developed and shown to operate successfully. The envisioned Stick-on sensor has the capability to monitor a variety of utility assets. Technology solutions like these hold prime importance as the power grid moves towards a Smart Grid.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL21vZ2hlMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C21vZ2hlMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAATK2C/NdiaOUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNdbYOAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptb2doZTEwLnBkZgAADgAYAAsAbQBvAGcAaABlADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tb2doZTEwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ECCE.2010.5618430}}

@inproceedings{cai10,
	Author = {Cai, Fan and Chung, D.J. and Farantatos, E. and Meliopoulos, A. P S and Papapolymerou, J.},
	Booktitle = {Microwave Conference Proceedings (APMC), 2010 Asia-Pacific},
	Date-Added = {2013-03-25 15:24:23 +0800},
	Date-Modified = {2013-03-25 15:24:30 +0800},
	Keywords = {Global Positioning System;electric sensing devices;energy harvesting;power meters;smart power grids;GPS receiver;RF communication;current sensors;energy harvester;microprocessor;self-powered advanced meter design;smart grid;universal GPS synchronized meter;voltage sensors;wireless communication;Atmospheric measurements;Educational institutions;Particle measurements;Energy harvester;current sensor;smart grid;wireless communication},
	Pages = {1380--1383},
	Title = {Self-powered advanced meter design for smart grid},
	Year = {2010},
	Abstract = {A universal GPS synchronized meter is presented, intended for use in smart grid applications. A high fidelity real time monitoring system that enables full awareness of the system status and the operating conditions is achieved. The meter consists of an energy harvester, voltage and current sensors, a GPS receiver, a microprocessor, and a wireless communication component. The device makes use of the magnetic field around the power line to be self-powered. Here a design of the energy harvester is shown, which takes into consideration installation, size, and cost for a practical usage in the smart grid. In addition, a voltage sensor and a current sensor that can measure the magnitude and the phase angle of the corresponding waveform are used. The whole system also combines a GPS receiver, a microprocessor, and a RF communication component to enable a synchronized time and position stamp and a two-way communication of the measured data.}}

@book{griffiths99,
	Author = {Griffiths, David Jeffrey},
	Date-Added = {2013-03-19 22:00:16 +0800},
	Date-Modified = {2013-03-19 22:01:41 +0800},
	Edition = {3rd ed},
	Publisher = {Prentice Hall},
	Title = {{Introduction to Electrodynamics}},
	Year = {1999},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2dyaWZmaXRoczk5LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9ncmlmZml0aHM5OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEx8rFyOtaSwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAyOrpywAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z3JpZmZpdGhzOTkucGRmAAAOACAADwBnAHIAaQBmAGYAaQB0AGgAcwA5ADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZ3JpZmZpdGhzOTkucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=}}

@article{becker-gomez08,
	Author = {Becker-Gomez, A. and Lakshmi Viswanathan, T. and Viswanathan, T. R.},
	Date-Added = {2013-03-16 21:55:46 +0800},
	Date-Modified = {2013-03-16 21:56:07 +0800},
	Doi = {10.1109/TCSII.2008.921580},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {CMOS integrated circuits;MOSFET;current conveyors;current mirrors;energy gap;operational amplifiers;MOSFET;current conveyor;current mirrors;low-supply-voltage CMOS subbandgap reference;operational amplifiers;voltage gain linear;Bandgap reference source;power supply;voltage reference;voltage regulation},
	Month = {Jul},
	Number = {7},
	Pages = {609--613},
	Title = {{A Low-Supply-Voltage CMOS Sub-Bandgap Reference}},
	Volume = {55},
	Year = {2008},
	Abstract = {A low-power (21 muW ) bandgap reference source that is operable from a nominal supply voltage of 1.4 V is described. The circuit provides an output voltage equal to the bandgap voltage having a low output resistance and allows resistive loading. It does not use resistors or operational amplifiers. Thus, the design is suitable for fabrication in any digital CMOS technology. The circuit uses a current conveyor and current mirrors to convert the proportional to absolute temperature voltage into a current using a MOSFET. The current is converted back to a voltage by using the functional inverse of the FET v-i characteristics. This makes the voltage gain linear and temperature independent. The absence of back-gate bias is the reason for achieving the low supply voltage of operation. Simulation results using the transistor models for the 0.18-mum TSMC process show that the voltage-variation over the temperature range 0 to 100degC is <1 mV.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2JlY2tlci1nb21lejA4LnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJiZWNrZXItZ29tZXowOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAExdpBzWqbXAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWoq3AAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YmVja2VyLWdvbWV6MDgucGRmAA4AJgASAGIAZQBjAGsAZQByAC0AZwBvAG0AZQB6ADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9iZWNrZXItZ29tZXowOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2008.921580}}

@article{buck02,
	Author = {Buck, A.E. and McDonald, C.L. and Lewis, S.H. and Viswanathan, T. R.},
	Date-Added = {2013-03-16 21:48:44 +0800},
	Date-Modified = {2013-03-16 21:48:59 +0800},
	Doi = {10.1109/4.974548},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS analogue integrated circuits;energy gap;reference circuits;0 to 70 C;0.5 micron;1.4 mW;3.7 V;CMOS bandgap reference circuit;inverse function;peak-to-peak output voltage;proportional to absolute temperature;ratioed transistors;temperature-insensitive gain;trimming;CMOS technology;Circuits;Costs;Electrostatic discharge;Photonic band gap;Resistors;Semiconductor device modeling;Silicides;Temperature;Voltage},
	Month = {Jan},
	Number = {1},
	Pages = {81--83},
	Title = {{A CMOS bandgap reference without resistors}},
	Volume = {37},
	Year = {2002},
	Abstract = {This paper describes a bandgap reference fabricated in a 0.5-μm digital CMOS technology without resistors. The circuit uses ratioed transistors biased in strong inversion together with the inverse-function technique to produce a temperature-insensitive gain applied to the proportional to absolute temperature (PTAT) term in the reference. After trimming, the peak-to-peak output voltage change is 9.4 mV from 0°C to 70°C. It occupies 0.4 mm2 and dissipates 1.4 mW from a 3.7-V supply},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2J1Y2swMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKYnVjazAyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMXWps1qmckAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM1qKUkAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJ1Y2swMi5wZGYADgAWAAoAYgB1AGMAawAwADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYnVjazAyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.974548}}

@inproceedings{miller06,
	Author = {Miller, S. and MacEachern, L.},
	Booktitle = {Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on},
	Date-Added = {2013-03-16 18:14:43 +0800},
	Date-Modified = {2013-03-16 18:15:00 +0800},
	Doi = {10.1109/ISCAS.2006.1692668},
	Keywords = {CMOS integrated circuits;MOSFET circuits;Monte Carlo methods;integrated circuit design;low-power electronics;mixed analogue-digital integrated circuits;reference circuits;-40 to 100 C;0.13 micron;500 mV;80 nA;MOSFET;Monte Carlo simulations;mixed-signal CMOS;ultra-low power applications;voltage reference;weak inversion region;CMOS process;Circuits;Degradation;Diodes;Equations;Fluctuations;Low voltage;MOSFETs;Photonic band gap;Temperature dependence},
	Month = {May},
	Title = {{A nanowatt bandgap voltage reference for ultra-low power applications}},
	Year = {2006},
	Abstract = {A low voltage low power voltage reference for biomedical and embedded applications is proposed. The reference voltage has been designed in a mixed-signal 0.13 mum CMOS process for source voltages as low as 0.5 V. The reference makes use of MOSFETs in the weak inversion region to consume nanowatts of power. Monte Carlo simulations show an average temperature coefficient of 2.2ppm/degC from -40 degC to 100 degC. The circuit layout occupies approximately 25mum times 10 mum and draws 80 nA from a 500 mV supply},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21pbGxlcjA2LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtaWxsZXIwNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAExdXiyr/eugAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAyr9uOgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWlsbGVyMDYucGRmAA4AGgAMAG0AaQBsAGwAZQByADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9taWxsZXIwNi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2006.1692668}}

@inproceedings{he10,
	Author = {He, Jun and Chen, Degang and Geiger, R.},
	Booktitle = {Circuits and Systems (MWSCAS), 2010 53rd IEEE International Midwest Symposium on},
	Date-Added = {2013-03-16 18:09:54 +0800},
	Date-Modified = {2013-03-16 18:12:54 +0800},
	Doi = {10.1109/MWSCAS.2010.5548796},
	Issn = {1548-3746},
	Keywords = {MOSFET;MOS transistors;bandgap-based structures;subthreshold-MOSFETS-based voltage references;subthreshold-based references;temperature coefficient;ultralow power low voltage applications;Analytical models;Application software;CMOS technology;Circuits;Helium;Low voltage;MOSFETs;Photonic band gap;Power system modeling;Temperature},
	Month = {Aug},
	Pages = {280--283},
	Title = {{Systematic characterization of subthreshold-MOSFET-based voltage references for ultra low power low voltage applications}},
	Year = {2010},
	Abstract = {For low power low voltage, low area applications, voltage references based on MOS transistors operating in subthreshold offer some attractive advantages over conventional bandgap-based structures. The lack of closed-form explicit expressions for the relationship between output and temperature for most subthreshold-based references makes it difficult to optimize performance and make quantitative comparisons with the performance of standard bandgap circuits. In this paper, a systematic and explicit characterization of the temperature characteristics for some of the basic subthreshold-based voltage references is presented. A quantitive comparison of the performance of the basic sub-threshold references with that of the basic bandgap references is presented which shows that the temperature coefficient of the two structures are comparable. It is shown that the explicit characterization of the subthreshold-based references is useful for assessing the performance potential of these structures.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MWSCAS.2010.5548796}}

@article{karlsson94,
	Author = {Karlsson, Peter R. and Jeppson, Kjell O.},
	Date-Added = {2013-03-14 22:42:25 +0800},
	Date-Modified = {2013-03-14 22:42:48 +0800},
	Doi = {10.1007/BF01261412},
	Issn = {0925-1030},
	Issue = {3},
	Journal = {Analog Integrated Circuits and Signal Processing},
	Language = {English},
	Pages = {199--212},
	Publisher = {Kluwer Academic Publishers},
	Title = {{Direct extraction of MOS transistor model parameters}},
	Url = {http://dx.doi.org/10.1007/BF01261412},
	Volume = {5},
	Year = {1994},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/BF01261412}}

@article{jeppson98,
	Author = {Jeppson, Kjell O.},
	Date-Added = {2013-03-14 18:22:41 +0800},
	Date-Modified = {2013-03-14 18:22:52 +0800},
	Doi = {10.1016/S0167-9317(98)00269-X},
	Issn = {0167-9317},
	Journal = {Microelectronic Engineering},
	Note = {<ce:title>Electrical and Physical Characterization</ce:title>},
	Number = {3–4},
	Pages = {181--186},
	Title = {{Static characterization and parameter extraction in MOS transistors}},
	Url = {http://www.sciencedirect.com/science/article/pii/S016793179800269X},
	Volume = {40},
	Year = {1998},
	Abstract = {This paper describes the basic concepts for efficient parameter extraction. The focus is on efficiency in parameter extraction and often analytical manipulation of the model equations can be used to increase efficiency. In particular, extraction of the linear region miniset parameters, and how series resistance and effective geometry can be derived from these parameters, will be discussed. Furthermore, extraction of the saturation and subthres-hold region parameters are discussed and the importance of the underlying model is highlighted.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2plcHBzb245OC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNamVwcHNvbjk4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMSzrM1nxoIAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM1nVgIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmplcHBzb245OC5wZGYAAA4AHAANAGoAZQBwAHAAcwBvAG4AOQA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2plcHBzb245OC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/S016793179800269X},
	Bdsk-Url-2 = {http://dx.doi.org/10.1016/S0167-9317(98)00269-X}}

@inproceedings{kinget08,
	Author = {Kinget, P. and Vezyrtzis, C. and Chiang, E. and Hung, B. and Li, T. L.},
	Booktitle = {Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE},
	Date-Added = {2013-03-13 19:31:13 +0800},
	Date-Modified = {2013-03-13 19:31:24 +0800},
	Doi = {10.1109/CICC.2008.4672187},
	Keywords = {CMOS integrated circuits;Schottky diodes;p-n junctions;reference circuits;CMOS process;MOS-only reference circuit;PN-junction;Schottky diodes;forward-biased operation;integrated voltage references;ultra-low supply voltages;CMOS process;CMOS technology;Circuit topology;Diodes;Low voltage;MOS devices;Photonic band gap;Radio frequency;Signal processing;Temperature dependence},
	Month = {Sep},
	Pages = {715--720},
	Title = {Voltage references for ultra-low supply voltages},
	Year = {2008},
	Abstract = {The majority of integrated voltage references have, so far, been limited to a minimum supply voltage above 0.7-V often due to the voltage headroom required for the forward-biased operation of a PN-junction. This paper reviews design techniques for low voltage reference design and explores the feasibility of designing a voltage reference with a supply voltage below 0.7-V in a standard CMOS process. Two ultra-low-voltage solutions are explored in detail, a reference circuit based on CMOS compatible Schottky diodes and a MOS-only reference circuit.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2008.4672187}}

@inproceedings{ivanov11,
	Author = {Ivanov, V. and Gerber, J. and Brederlow, R.},
	Booktitle = {ESSCIRC (ESSCIRC), 2011 Proceedings of the},
	Date-Added = {2013-03-13 19:25:25 +0800},
	Date-Modified = {2013-03-13 19:25:36 +0800},
	Doi = {10.1109/ESSCIRC.2011.6044935},
	Issn = {1930-8833},
	Keywords = {CMOS integrated circuits;low-power electronics;microcontrollers;power electronics;current 200 nA;digital CMOS process;microcontroller system;size 130 nm;supply voltages;ultra low power bandgap;ultra low power reverse bandgap voltage reference;voltage 0.75 V;Accuracy;Batteries;Capacitors;Junctions;Noise;Photonic band gap;Timing},
	Month = {Sep},
	Pages = {515--518},
	Title = {An ultra low power bandgap operational at supply as low as 0.75V},
	Year = {2011},
	Abstract = {We present an ultra low power (200nA consumption) reverse bandgap voltage reference operational from supply voltages as low as 0.75V. The reference is a part of a microcontroller system and has total area of 0.07 mm2 implemented in a digital 130 nm CMOS process. Accuracy of ±1.5% (5 sigma) over temperature range -20 to 85°C without trimming and ±0.5% with trimming is achieved.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESSCIRC.2011.6044935}}

@inproceedings{lee11,
	Author = {Lee, Junghyup and Cho, SeongHwan},
	Booktitle = {VLSI Circuits (VLSIC), 2011 Symposium on},
	Date-Added = {2013-03-13 19:20:02 +0800},
	Date-Modified = {2013-03-13 19:22:43 +0800},
	Issn = {2158-5601},
	Keywords = {CMOS integrated circuits;low-power electronics;thermal stability;line sensitivity;low-voltage low-power CMOS voltage reference;oxide capacitance;temperature coefficient;temperature dependence;temperature stability;threshold voltage;transistors;triode regions;CMOS integrated circuits;Sensitivity;Solid state circuits;Temperature distribution;Temperature measurement;Temperature sensors;Voltage reference;low power;low voltage;temperature compensation},
	Month = {Jun},
	Pages = {278--279},
	Title = {{A 210 nW 29.3 ppm/°C 0.7 V voltage reference with a temperature range of --50 to 130°C in 0.13µm CMOS}},
	Year = {2011},
	Abstract = {A low-voltage, low-power CMOS voltage reference with high temperature stability in a wide temperature range is presented. The temperature dependence of mobility and oxide capacitance is removed by employing transistors in saturation and triode regions and the temperature dependence of threshold voltage is removed by exploiting the transistors in weak inversion region. Implemented in 0.13 um CMOS, the proposed voltage reference achieves temperature coefficient of 29.3 ppm/°C against temperature variation of -50 - 130°C and line sensitivity of 337 ppm/V against supply variation of 0.7-1.8 V, while consuming 210 nW from 0.7V supply and occupying 0.023 mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2xlZTExLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlsZWUxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAExG9fzWaCPgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWYRvgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bGVlMTEucGRmAAAOABQACQBsAGUAZQAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbGVlMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=}}

@inproceedings{annema12,
	Author = {Annema, A.-J. and Goksun, G.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
	Date-Added = {2013-03-13 18:57:59 +0800},
	Date-Modified = {2013-03-13 19:03:08 +0800},
	Doi = {10.1109/ISSCC.2012.6177053},
	Issn = {0193-6530},
	Keywords = {CMOS integrated circuits;reference circuits;BGVR;CMOS integrated circuit;bandgap voltage reference;local reference voltage generation;size 0.16 mum;voltage 1.1 V;CMOS integrated circuits;Photonic band gap;Threshold voltage;Topology;Transistors;Voltage measurement},
	Month = {Feb},
	Pages = {364--366},
	Title = {{A 0.0025mm\textsuperscript{2} bandgap voltage reference for 1.1V supply in standard 0.16µm CMOS}},
	Year = {2012},
	Abstract = {Todays ICs usually employ one bandgap voltage reference (BGVR) circuit to generate a well defined voltage that is reused at many places in that IC. The classical BGVR generates a reference voltage that is slightly larger than the material bandgap: a little above 1200mV in silicon. For deep-sub-micron technologies the supply voltage is about the same as the material bandgap which prevents using the classical bandgap structure. As a solution a number of BGVR topologies that create a sub-1V are invented; most of them are based on the structure introduced by Banba [1], some are using resistive voltage division [2] or voltage averaging [3]. For low-power operation high-ohmic resistors (occupying a large area!) must be used in all these techniques, leading to an immediate trade-off between power consumption and chip-area. This trade-off prevents the local generation of reference voltages where they are required: either the power penalty or the area penalty would be too significant. Alternative topologies that do not require high-ohmic resistors typically are not-BGVR-based circuits relying on threshold voltages and hence require trimming to achieve low spread.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2FubmVtYTEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxhbm5lbWExMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAExGy4zWZ9BwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWYMhwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YW5uZW1hMTIucGRmAA4AGgAMAGEAbgBuAGUAbQBhADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9hbm5lbWExMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2012.6177053}}

@url{fish12,
	Author = {Fish, Larry},
	Date-Added = {2013-03-12 00:52:56 +0800},
	Date-Modified = {2013-03-12 01:19:10 +0800},
	Organization = {USi},
	Title = {{Power Donut Systems for Overhead Electric Power Line Monitoring}},
	Url = {http://www.usi-power.com/Products%20&%20Services/Donut/Power_Donut2_Qualifications.pdf},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2Zpc2gxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKZmlzaDEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMNqHs1kJloAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM1jtdoAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmZpc2gxMi5wZGYADgAWAAoAZgBpAHMAaAAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZmlzaDEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@incollection{roundy04,
	Author = {Roundy, Shad and Steingart, Dan and Frechette, Luc and Wright, Paul and Rabaey, Jan},
	Booktitle = {Wireless Sensor Networks},
	Date-Added = {2013-03-12 00:20:24 +0800},
	Date-Modified = {2013-03-12 00:20:41 +0800},
	Doi = {10.1007/978-3-540-24606-0_1},
	Editor = {Karl, Holger and Wolisz, Adam and Willig, Andreas},
	Isbn = {978-3-540-20825-9},
	Pages = {1-17},
	Publisher = {Springer Berlin Heidelberg},
	Series = {Lecture Notes in Computer Science},
	Title = {Power Sources for Wireless Sensor Networks},
	Url = {http://dx.doi.org/10.1007/978-3-540-24606-0_1},
	Volume = {2920},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JvdW5keTA0LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyb3VuZHkwNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEw2adzWQjygAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWOzSgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cm91bmR5MDQucGRmAA4AGgAMAHIAbwB1AG4AZAB5ADAANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yb3VuZHkwNC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-540-24606-0_1}}

@article{vullers09,
	Author = {Vullers, R.J.M. and van Schaijk, R. and Doms, I. and Hoof, C. Van and Mertens, R.},
	Date-Added = {2013-03-11 23:49:29 +0800},
	Date-Modified = {2013-03-11 23:49:39 +0800},
	Doi = {10.1016/j.sse.2008.12.011},
	Issn = {0038-1101},
	Journal = {Solid-State Electronics},
	Keywords = {Micropower},
	Note = {<ce:title>Papers Selected from the 38th European Solid-State Device Research Conference – ESSDERC’08</ce:title>},
	Number = {7},
	Pages = {684--693},
	Title = {{Micropower energy harvesting}},
	Url = {http://www.sciencedirect.com/science/article/pii/S0038110109000720},
	Volume = {53},
	Year = {2009},
	Abstract = {More than a decade of research in the field of thermal, motion, vibration and electromagnetic radiation energy harvesting has yielded increasing power output and smaller embodiments. Power management circuits for rectification and DC–DC conversion are becoming able to efficiently convert the power from these energy harvesters. This paper summarizes recent energy harvesting results and their power management circuits.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3Z1bGxlcnMwOS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNdnVsbGVyczA5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMNeEM1kHfAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM1jrXAAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZ1bGxlcnMwOS5wZGYAAA4AHAANAHYAdQBsAGwAZQByAHMAMAA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3Z1bGxlcnMwOS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/S0038110109000720},
	Bdsk-Url-2 = {http://dx.doi.org/10.1016/j.sse.2008.12.011}}

@article{rabaey06,
	Author = {Rabaey, J. and Ammer, J. and Otis, B. and Burghardt, F. and Chee, Y. H. and Pletcher, N. and Sheets, M. and Qin, H.},
	Date-Added = {2013-03-11 21:38:49 +0800},
	Date-Modified = {2013-03-11 21:38:58 +0800},
	Doi = {10.1109/MCD.2006.1708372},
	Issn = {8755-3996},
	Journal = {Circuits and Devices Magazine, IEEE},
	Keywords = {integrated circuit design;low-power electronics;radiofrequency integrated circuits;wireless sensor networks;PicoNode project;RF integrated circuit design;RF-MEMS;ambient intelligence;digital integrated circuit design;energy-scavenging;packaging techniques;ultra low power design;wireless sensor networks;Batteries;Capacitors;Ceramics;Coupling circuits;Energy storage;Packaging;Photovoltaic cells;Prototypes;Transistors;Voltage},
	Month = {Jul--Aug},
	Number = {4},
	Pages = {23-29},
	Title = {Ultra-low-power design},
	Volume = {22},
	Year = {2006},
	Abstract = {In this article, we describe how such an integrated approach has indeed made it possible to produce a PicoNode that meets the original goals. The resulting node combines innovative technologies, such as radio-frequency microelectromechanical systems (RF-MEMS) with ultra-low-power RF and digital integrated circuit (IC) design, and employs aggressive energy-scavenging and packaging techniques. For these technological advances to come to their full fruition, they must be complemented by novel opportunistic networking and wireless protocol schemes that virtually eliminate standby power while still providing robustness},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JhYmFleTA2LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyYWJhZXkwNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEw0NgwUuEFQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAwUsTlQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cmFiYWV5MDYucGRmAA4AGgAMAHIAYQBiAGEAZQB5ADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yYWJhZXkwNi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MCD.2006.1708372}}

@article{otis07,
	Author = {Otis, B. and Gambini, S. and Shah, R. and Steingart, D. and Quevy, E. and Rabaey, J. and Sangiovanni-Vincentelli, A. and Wright, P.},
	Date-Added = {2013-03-11 21:36:02 +0800},
	Date-Modified = {2013-03-11 21:36:22 +0800},
	Doi = {10.1049/iet-cdt:20050214},
	Issn = {1751-8601},
	Journal = {Computers Digital Techniques, IET},
	Keywords = {CMOS integrated circuits;micromechanical devices;sensors;simulation;wireless sensor networks;CMOS devices;circuit simulators;electromagnetic elements;electromagnetic simulators;finite element analysis;low-power wireless sensor networks;microelectro-mechanical system filters;network simulators;pervasive systems;sensors;thin-film batteries;thin-film battery simulators},
	Month = {Sep},
	Number = {5},
	Pages = {528-536},
	Title = {{Modelling and simulation techniques for highly integrated, low-power wireless sensor networks}},
	Volume = {1},
	Year = {2007},
	Abstract = {The design of state-of-the-art low-power wireless sensor nodes involves the convergence of many technologies and disciplines. Submicron complementary metal oxide semiconductor (CMOS) devices, micro-electro-mechanical system filters, on- and off-chip electromagnetic elements, sensors and thin-film batteries are some of the technologies that will enable pervasive systems such as wireless sensor networks. High system complexity requires the use of many simulation environment during design: algorithm simulators, mechanical finite element analysis, behavioural and transistor-level circuit simulators, electromagnetic (EM) simulators, thin-film battery simulators and network simulators. It is shown that highly integrated, self-contained systems require multiple-domain simulations to uncover complex interactions between domains. Specific examples of block- and system-level design methodologies used in low-power wireless systems are presented here. Bottlenecks in the current methodology will be identified with an eye towards improving the scope and resolution of system-level simulations.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL290aXMwNy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKb3RpczA3LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMNC3sRt67wAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMRtezwAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm90aXMwNy5wZGYADgAWAAoAbwB0AGkAcwAwADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvb3RpczA3LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/iet-cdt:20050214}}

@article{unsal06,
	Author = {Ünsal, O.S. and Tschanz, J.W. and Bowman, K. and De, V. and Vera, X. and Gonzalez, A. and Ergin, O.},
	Date-Added = {2013-03-09 15:33:04 +0800},
	Date-Modified = {2013-03-09 15:39:51 +0800},
	Doi = {10.1109/MM.2006.122},
	Issn = {0272-1732},
	Journal = {Micro, IEEE},
	Keywords = {low-power electronics;microprocessor chips;circuit design;microarchitectural design;parameter variations;performance scaling;process technologies;variation-tolerant circuit approach;variation-tolerant microarchitectural approach;Circuits;Clocks;Delay;Fluctuations;Frequency;Microarchitecture;Process design;Safety;Temperature;Voltage;impact of VLSI on system design;performance and reliability;processor architectures;variation-tolerant design},
	Month = {Nov--Dec},
	Number = {6},
	Pages = {30--39},
	Title = {Impact of Parameter Variations on Circuits and Microarchitecture},
	Volume = {26},
	Year = {2006},
	Abstract = {Parameter variations, which are increasing along with advances in process technologies, affect both timing and power. Variability must be considered at both the circuit and microarchitectural design levels to keep pace with performance scaling and to keep power consumption within reasonable limits. This article presents an overview of the main sources of variability and surveys variation-tolerant circuit and microarchitectural approaches},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3Vuc2FsMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3Vuc2FsMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAATCW73NYQgkUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNYJekAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp1bnNhbDA2LnBkZgAADgAYAAsAdQBuAHMAYQBsADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy91bnNhbDA2LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MM.2006.122}}

@inproceedings{vladimirescu04,
	Author = {Vladimirescu, A. and Cao, Yu and Thomas, O. and Qin, Huifang and Markovic, D. and Valentian, A. and Ionita, R. and Rabaey, J. and Amara, A.},
	Booktitle = {Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on},
	Date-Added = {2013-03-09 15:28:01 +0800},
	Date-Modified = {2013-03-12 01:09:47 +0800},
	Doi = {10.1109/NEWCAS.2004.1359013},
	Keywords = {CMOS memory circuits;Monte Carlo methods;SRAM chips;elemental semiconductors;estimation theory;integrated circuit design;low-power electronics;silicon-on-insulator;0.13 micron;250 mV;4 kB;Monte Carlo methods;SOI CMOS circuits;SRAM cells;SRAM test chip;bulk CMOS circuits;data retention voltage;deep submicron CMOS technology;energy minimization;leakage reduction potential;signal-to-noise margin;static noise margin;subthreshold estimation model;ultra low voltage robust design;CMOS technology;Circuits;Delay;Parameter estimation;Predictive models;Random access memory;Robustness;Semiconductor device modeling;Testing;Voltage},
	Month = {Jun},
	Pages = {49--52},
	Title = {Ultra-low-voltage robust design issues in deep-submicron CMOS},
	Year = {2004},
	Abstract = {Design challenges for operating CMOS circuits fabricated in 0.13 μm and finer technologies at ultra-low-voltages are analyzed. The design goal consists in minimizing energy by reducing VDD while maintaining delay and yield at acceptable levels in the presence of increasing variability of process parameters. First, an estimation model developed to accurately predict operation of bulk- and SOI-CMOS in subthreshold is described. The relation between yield, energy, delay and device parameter distributions is examined next along with tradeoffs necessary to achieve the desired performance point. The main objective of minimizing energy is explored for SRAM cells by predicting the minimum VDD based on the data-retention voltage (DRV), and acceptable signal-to-noise margins (SNM). Experimental data from a 4 kB-SRAM test chip in 0.13 μm CMOS are presented demonstrating a 90% leakage reduction potential in standby under reduced bias of 250 mV.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL3ZsYWRpbWlyZXNjdTA0LnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJ2bGFkaW1pcmVzY3UwNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEwdnUzWEFVgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWCU1gAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dmxhZGltaXJlc2N1MDQucGRmAA4AJgASAHYAbABhAGQAaQBtAGkAcgBlAHMAYwB1ADAANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy92bGFkaW1pcmVzY3UwNC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/NEWCAS.2004.1359013}}

@inproceedings{alarcon11,
	Author = {Alarcon, L.P. and Liu, Tsung-Te and Rabaey, J.M.},
	Booktitle = {Circuits and Systems (ISCAS), 2011 IEEE International Symposium on},
	Date-Added = {2013-03-09 14:28:07 +0800},
	Date-Modified = {2013-03-09 15:28:25 +0800},
	Doi = {10.1109/ISCAS.2011.5938003},
	Issn = {0271-4302},
	Keywords = {asynchronous circuits;circuit optimisation;logic design;low-power electronics;64-byte parallel cyclic-redundancy check generator;asynchronous SAPTL circuits;complementary static CMOS implementation;low-leakage parallel CRC generator;optimization strategies;sense amplifier-based pass transistor logic circuits;size 90 nm;ultralow-power applications;voltage 0.4 V;voltage 1 V to 0.3 V;CMOS integrated circuits;Delay;Driver circuits;Energy measurement;Generators;Logic gates;Transistors;90nm;CRC;SAPTL;asynchronous;low energy;low leakage;pass transistors},
	Month = {May},
	Pages = {2063--2066},
	Title = {A low-leakage parallel CRC generator for ultra-low power applications},
	Year = {2011},
	Abstract = {Unlike static CMOS circuits, the standby energy in sense amplifier-based pass transistor logic (SAPTL) circuits can be decoupled from its performance, allowing separate optimization strategies for leakage and speed. In this paper, a 64-byte parallel cyclic-redundancy check (CRC) generator is designed and implemented using asynchronous 90nm SAPTL circuits, with a simulated minimum energy point that is 25% lower than the equivalent complementary static CMOS implementation. The low leakage operation results in (a) an 7.9X reduction in measured energy when VDD is reduced from 1V to 0.3V at α = 0.1 and (b) a 10% reduction in measured delay with a stack forward body bias of 0.4V, with no corresponding increase in energy.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2011.5938003}}

@inproceedings{rabaey11,
	Author = {Rabaey, J.M.},
	Booktitle = {VLSI Circuits (VLSIC), 2011 Symposium on},
	Date-Added = {2013-03-09 11:31:54 +0800},
	Date-Modified = {2013-03-09 11:35:22 +0800},
	Issn = {2158-5601},
	Keywords = {cloud computing;mobile computing;Metcalfe's laws;Moore's law;always-connected abstraction;augmented reality;bio-cyber system;cloud computing;cyber-physical system;energy efficiency;game consoles;immersive computing;information acquisition;information delivery;laptops;mobile devices;netbooks;pervasive wireless networking;sensory swarm;smart phones;tablets;ubiquitous wireless connectivity;ultra-low power technology;Availability;Collaboration;Mobile communication;Sensors;Wireless communication;Wireless sensor networks},
	Pages = {6-8},
	Title = {{The swarm at the edge of the cloud --- A new perspective on wireless}},
	Year = {2011},
	Abstract = {Mobile devices such as laptops, netbooks, tablets, smart phones and game consoles have become our de facto interface to the vast amount of information delivery and processing capabilities of the cloud. The move to mobility has been enabled by the dual forces of ubiquitous wireless connectivity combined with the increasing energy efficiency offered by Moore's law. Yet, a major component of the mobile remains largely untapped: the capability to interact with the world immediately around us. A third layer of information acquisition and processing devices commonly called the sensory swarm is emerging, enabled by even more pervasive wireless networking and the introduction of novel ultra-low power technologies. This gives rise to the true emergence of concepts such as cyber-physical and bio-cyber systems, immersive computing, and augmented reality. The functionality of the swarm arises from connections of devices, leading to a convergence between Moore's and Metcalfe's laws, in which scaling refers not any longer to the number of transistors per chip, but rather to the number of interconnected devices. Enabling this fascinating paradigm which represents true wireless ubiquity still requires major breakthroughs on a number of fronts. Providing the always-connected abstraction and the reliability needed for many of the intended applications requires a careful balancing of resources that are in high demand: spectrum and energy. This paper analyzes those challenges, and proposes some disruptive solutions that engage the complete stack from circuit to system.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JhYmFleTExLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyYWJhZXkxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEwamlzWDO0AAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzWBeUAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cmFiYWV5MTEucGRmAA4AGgAMAHIAYQBiAGEAZQB5ADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yYWJhZXkxMS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=}}

@phdthesis{alarcon10,
	Author = {Alarcon, Louis Poblete and Rabaey, Jan M.},
	Date-Added = {2013-03-09 11:00:05 +0800},
	Date-Modified = {2013-03-09 11:00:14 +0800},
	Month = {Dec},
	Number = {UCB/EECS-2010-173},
	School = {EECS Department, University of California, Berkeley},
	Title = {{Sense Amplifier-Based Pass Transistor Logic}},
	Url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-173.html},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2FsYXJjb24xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYWxhcmNvbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMlRsMk1B9JQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMk0l1IAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmFsYXJjb24xMC5wZGYAAA4AHAANAGEAbABhAHIAYwBvAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FsYXJjb24xMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-173.html}}

@mastersthesis{lee12c,
	Author = {Lee, Vincent},
	Date-Added = {2013-02-28 14:25:11 +0800},
	Date-Modified = {2013-02-28 14:25:27 +0800},
	Month = {May},
	Number = {UCB/EECS-2012-141},
	School = {EECS Department, University of California, Berkeley},
	Title = {Energy Harvesting for Wireless Sensor Networks},
	Url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2012/EECS-2012-141.html},
	Year = {2012},
	Abstract = {As energy demand, electricity prices, and carbon emissions continue to rise, there is a growing public desire to curb energy consumption to save money and the environment. According to Energy Star, “the average U.S. household spends $100 per year to power devices while they are off or in standby mode. On a national basis, standby power accounts for more than 100 billion kilowatt-hours of annual U.S. electricity consumption and more than $10 billion in annual energy costs”. Based on PG&E’s analysis, the wasted electricity produces 26.2 million tons of CO2 each year in the U.S. Unfortunately, information in standard utility bills does not help consumers identify the culprit appliance responsible for their electricity waste, leaving consumers guessing for effective ways to save. Consequently, expensive hand-size devices, such as the Kill-a-Watt and Energy Hub, have emerged to identify energy consumption at a cost of ~$30 per outlet. The high cost and difficult installation of these devices limit their affordability and popularity. To address these issues, this work proposes a novel, plug-through power monitoring system for commercial and residential use. Our device detects any appliance’s power consumption via a current sense transformer, which wirelessly couples magnetic energy from the appliance to output an electromotive force voltage. The voltage signal is relayed to the analog-to-digital converter of a GINA radio mote, which wirelessly transmits the data to laptops or smart phones via the Internet using 6LoWPAN wireless protocol. This allows consumers to view their real-time power usage from the convenience of their handheld device. The optimized design cost less than $5 to make and is easily installed, since the device never requires electrical contact with the outlet but is instead powered by scavenged magnetic energy, which charges an on-board storage capacitor. For a primary current of 12.6 A RMS, the device harvests up to 7 mW. Compared to present power monitoring devices in the market, our device boasts at least 6 times reduction in size and cost, serving as a disruptive technology to the power monitoring business while promoting more conscientious electricity usage.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2xlZTEyYy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbGVlMTJjLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMKbbMvtM8JQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMvsw0IAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmxlZTEyYy5wZGYADgAWAAoAbABlAGUAMQAyAGMALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbGVlMTJjLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2012/EECS-2012-141.html}}

@online{zhou08,
	Author = {Zhou, Yu and Chen, Xiaoyu},
	Date-Added = {2013-02-12 02:15:18 +0800},
	Date-Modified = {2013-02-12 02:21:58 +0800},
	Title = {{Harvesting Energy from Electromagnetic Field to Support Power Transmission System Monitoring -- Preliminary Study}},
	Url = {http://www.aertc.org/conference/AEC_Sessions%5CCopy%20of%20Session%201%5CTrack%20C-%20Networks%20of%20the%20future%5CSmart%20Networks%20II%5C1.%20Dr.%20Yu%20Zhou%5CYu%20Zhou%20presentation.pdf},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3pob3UwOC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKemhvdTA4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLj4zs01clQAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM01AdQAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnpob3UwOC5wZGYADgAWAAoAegBoAG8AdQAwADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvemhvdTA4LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@inproceedings{delaplaza11,
	Author = {De La Plaza, A.},
	Booktitle = {Faible Tension Faible Consommation (FTFC), 2011},
	Date-Added = {2013-02-11 14:20:08 +0800},
	Date-Modified = {2013-02-11 14:20:26 +0800},
	Doi = {10.1109/FTFC.2011.5948930},
	Keywords = {CMOS integrated circuits;Low voltage;Performance evaluation;Power supplies;Resistors;Temperature dependence;Transistors;low-power electronics;mixed analogue-digital integrated circuits;mixed signal integrated circuits;nanoampere supply independent low-voltage current reference;portable electronics;},
	Month = {Jun},
	Pages = {9--11},
	Title = {{Nanoampere supply independent low-voltage current reference}},
	Year = {2011},
	Abstract = {Mixed signal integrated circuits require a form of current reference to properly bias the analog block. The use of advanced process technologies forces those circuits to operate at low voltage, and portable electronics demand operation at very low currents. Good power supply rejection is of paramount importance to reduce coupling of noise generated in the associated digital circuitry into the analog part. It is important then to count with current reference circuits that can operate with predictable performance in these conditions.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2RlbGFwbGF6YTExLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9kZWxhcGxhemExMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEvykbzVZA2wAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzVXQWwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZGVsYXBsYXphMTEucGRmAAAOACAADwBkAGUAbABhAHAAbABhAHoAYQAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZGVsYXBsYXphMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/FTFC.2011.5948930}}

@inproceedings{testa08,
	Author = {Testa, L. and Lapuyade, H. and Cimino, M. and Deval, Y. and Carbonero, J.L. and Begueret, J.B.},
	Booktitle = {Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEEE Northeast Workshop on},
	Date-Added = {2013-02-11 14:19:20 +0800},
	Date-Modified = {2013-02-11 14:19:34 +0800},
	Doi = {10.1109/NEWCAS.2008.4606333},
	Keywords = {Analytical models;CMOS process;Circuit simulation;Energy consumption;Feedback;Land surface temperature;Power supplies;Temperature control;Temperature distribution;Voltage control;CMOS integrated circuits;reference circuits;CMOS process;CMOS voltage reference;post-layout simulations;power 27 muW;power consumption;reference circuits;size 65 nm;temperature coefficient;temperature independent output voltage;voltage 0.9 V;voltage 1.25 V;voltage 8.6 mV;},
	Month = {Jun},
	Pages = {109--112},
	Title = {{A bulk-controlled temperature and power supply independent CMOS voltage reference}},
	Year = {2008},
	Abstract = {A temperature and supply voltage independent voltage reference is presented. The design is carried out using the STM 65 nm CMOS process. An analytical study is carried out to show the feasibility to adjust the temperature independent output voltage controlling the biasing of the bulk of one transistor. A feedback is introduced in order to do so. Post-layout simulations confirm the analytical results. The circuit works with a 0.9 V supply voltage and a total power consumption of 27 muW. A temperature coefficient as low as 9 ppm in the temperature range [-50degC;+200degC] is obtained when the bulk is connected to the ground. The output voltage variation for a supply voltage sweep between 0.9 V and 1.25 V is 8.6 mV.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3Rlc3RhMDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3Rlc3RhMDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS/KqPNVkFzAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNVdDzAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp0ZXN0YTA4LnBkZgAADgAYAAsAdABlAHMAdABhADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy90ZXN0YTA4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/NEWCAS.2008.4606333}}

@inproceedings{chee08,
	Author = {Chee, Yuen Hui and Koplow, M. and Mark, M. and Pletcher, N. and Seeman, M. and Burghardt, F. and Steingart, D. and Rabaey, J. and Wright, P. and Sanders, S.},
	Booktitle = {Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE},
	Date-Added = {2013-02-11 01:24:04 +0800},
	Date-Modified = {2013-02-11 01:24:27 +0800},
	Issn = {0738-100X},
	Keywords = {Design methodology;Energy management;Integrated circuit packaging;Integrated circuit reliability;Intelligent sensors;Power electronics;Power system management;Power system reliability;Research and development;Wireless sensor networks;sensors;1 cm3 sensor node;PicoCube;harvested energy;tire-pressure application;ultra-low power circuit techniques;wireless sensor networks;Intelligent sensors;active antennas;advanced packaging;energy harvesting;energy management;low power;},
	Month = {Jun},
	Pages = {114--119},
	Title = {{PicoCube: A 1cm\textsuperscript{3} sensor node powered by harvested energy}},
	Year = {2008},
	Abstract = {The PicoCube is a 1 cm3 sensor node using harvested energy as its source of power. Operating at an average of only 6 uW for a tire-pressure application, the PicoCube represents a modular and integrated approach to the design of nodes for wireless sensor networks. It combines advanced ultra-low power circuit techniques with system-level power management. A simple packaging approach allows the modules comprising the node to fit into 1 cm3 in a reliable fashion.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2NoZWUwOC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKY2hlZTA4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLhx7cTBWq8AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMTA6i8AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNoZWUwOC5wZGYADgAWAAoAYwBoAGUAZQAwADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hlZTA4LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@article{roundy05,
	Author = {Roundy, S. and Leland, E.S. and Baker, J. and Carleton, E. and Reilly, E. and Lai, E. and Otis, B. and Rabaey, J.M. and Wright, P.K. and Sundararajan, V.},
	Date-Added = {2013-02-11 00:44:00 +0800},
	Date-Modified = {2013-02-11 00:44:15 +0800},
	Doi = {10.1109/MPRV.2005.14},
	Issn = {1536-1268},
	Journal = {Pervasive Computing, IEEE},
	Keywords = {Batteries;Energy consumption;Frequency;Fuel cells;Geometry;Peer to peer computing;Piezoelectric materials;Piezoelectric transducers;Power conditioning;Wireless sensor networks; capacitor storage; direct energy conversion; electric generators; peer-to-peer computing; piezoelectric materials; piezoelectric transducers; ubiquitous computing; wireless sensor networks; autonomous electronic devices; capacitive storage; low-level ambient vibration sources; peer-to-peer wireless nodes; pervasive networks; piezoelectric materials; power conditioning; vibration-based energy scavengers; wireless sensor network; Energy scavenging; energy harvesting; piezoelectric materials; vibrational energy; wireless sensor networks;},
	Month = {Jan--Mar},
	Number = {1},
	Pages = {28--36},
	Title = {{Improving power output for vibration-based energy scavengers}},
	Volume = {4},
	Year = {2005},
	Abstract = { Pervasive networks of wireless sensor and communication nodes have the potential to significantly impact society and create large market opportunities. For such networks to achieve their full potential, however, we must develop practical solutions for self-powering these autonomous electronic devices. We've modeled, designed, and built small cantilever-based devices using piezoelectric materials that can scavenge power from low-level ambient vibration sources. Given appropriate power conditioning and capacitive storage, the resulting power source is sufficient to support networks of ultra-low-power, peer-to-peer wireless nodes. These devices have a fixed geometry and - to maximize power output - we've individually designed them to operate as close as possible to the frequency of the driving surface on which they're mounted. In this paper, we describe these devices and present some new designs that can be tuned to the frequency of the host surface, thereby expanding the method's flexibility. We also discuss piezoelectric designs that use new geometries, some of which are microscale (approximately hundreds of microns).},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JvdW5keTA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyb3VuZHkwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEuGOKwE6sxAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAwE48RAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cm91bmR5MDUucGRmAA4AGgAMAHIAbwB1AG4AZAB5ADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yb3VuZHkwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MPRV.2005.14}}

@inproceedings{aktakka11,
	Author = {Aktakka, E.E. and Peterson, R.L. and Najafi, K.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International},
	Date-Added = {2013-02-10 22:24:03 +0800},
	Date-Modified = {2013-02-10 22:24:17 +0800},
	Doi = {10.1109/ISSCC.2011.5746246},
	Issn = {0193-6530},
	Keywords = {Generators;Logic gates;Micromechanical devices;Reservoirs;Schottky diodes;Silicon;Vibrations;AC-DC power convertors;bridge circuits;micromechanical devices;piezoelectric devices;rectifying circuits;AC-DC converter;AIN;ambient vibration;autonomous charging;energy generator platform;energy reservoir;full-bridge rectifier;inertial piezoelectric energy harvester;mesoscale piezoelectric beam;off-the-shelf component;piezoelectric MEMS harvester;power management circuitry;power-management IC;self-supplied energy generator;single low-volume system;wireless sensor node;wireless temperature sensor;},
	Month = {Feb},
	Pages = {120--121},
	Title = {{A self-supplied inertial piezoelectric energy harvester with power-management IC}},
	Year = {2011},
	Abstract = {Harvesting energy from ambient vibrations is a promising technology for fully autonomous wireless sensor nodes, which can give birth to new applications in biomedical, industrial, and environmental monitoring. There have been independent solutions in increasing the harvesting efficiency either on the mechanical harvester or on its power management circuitry. Recently, a piezo electric MEMS harvester using AIN was demonstrated to generate enough energy to autonomously power a wireless temperature sensor with a full-bridge rectifier built with off-the-shelf components. Meanwhile, AC-DC converters for piezoelectric harvesters have been designed to enable efficient power extraction, or efficient rectification of low-voltage outputs, and have been tested with commercial meso-scale piezoelectric beams. However, to realize an efficient stand-alone energy generator platform, it is necessary to integrate these efforts into a single low-volume system. This paper presents a self-supplied energy generator, which includes a MEMS harvester hybridly integrated with its power management circuitry for autonomous charging of an energy reservoir.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2FrdGFra2ExMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYWt0YWtrYTExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLhD1MnDrtMAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMnDPlMAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmFrdGFra2ExMS5wZGYAAA4AHAANAGEAawB0AGEAawBrAGEAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FrdGFra2ExMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2011.5746246}}

@article{ramirez-angulo04,
	Author = {Ramirez-Angulo, J. and Carvajal, R.G. and Torralba, A.},
	Date-Added = {2013-02-10 20:52:23 +0800},
	Date-Modified = {2013-02-10 20:52:40 +0800},
	Doi = {10.1109/TCSII.2003.822429},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {Bandwidth;CMOS technology;Circuit simulation;Feedback circuits;Low voltage;Mirrors;Output feedback;Power supplies;Prototypes;Threshold voltage; CMOS analogue integrated circuits; current mirrors; low-power electronics; 0.15 V; 1.2 V; 100 ohm; 200 ohm; 40 MHz; CMOS analog integrated circuits; CMOS current mirror with; analog signal circuits; cascode output stage; chip prototype; current mirrors; input resistance; input voltage requirements; low supply voltage; low-voltage analog electronics; mixed signal circuits; output resistance; output voltage requirements; shunt input feedback; transistor threshold voltage;},
	Month = {Mar},
	Number = {3},
	Pages = {124--129},
	Title = {{Low supply voltage high-performance CMOS current mirror with low input and output voltage requirements}},
	Volume = {51},
	Year = {2004},
	Abstract = {This paper presents a scheme for the efficient implementation of a low supply voltage continuous-time high-performance CMOS current mirror with low input and output voltage requirements. This circuit combines a shunt input feedback and a regulated cascode output stage to achieve low input resistance and very high output resistance. It can be used as a high-precision current mirror in analog and mixed signal circuits with a power supply close to a transistor's threshold voltage. The proposed current mirror has been simulated and a bandwidth of 40 MHz has been obtained. An experimental chip prototype has been sent for fabrication and has been experimentally verified, obtaining 0.15-V input-output voltage requirements, 100- Omega; input resistance, and more than 200-M Omega; (G Omega; ideally) output resistance with a 1.2-V supply in a standard CMOS technology.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIE1TRUUvUGFwZXJzL3JhbWlyZXotYW5ndWxvMDQucGRm0gkXGBlXTlMuZGF0YYAGTxEBqAAAAAABqAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1FHJhbWlyZXotYW5ndWxvMDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4L0XATtphAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADATmnhAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgBATWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyYW1pcmV6LWFuZ3VsbzA0LnBkZgAOACoAFAByAGEAbQBpAHIAZQB6AC0AYQBuAGcAdQBsAG8AMAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JhbWlyZXotYW5ndWxvMDQucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCxALYAvgDAAmwCcQJ8AoUCkwKXAp4CpwKsArkCvALOAtEC1gAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALY},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2003.822429}}

@article{hurst92,
	Author = {Hurst, P.J.},
	Date-Added = {2013-02-10 20:51:07 +0800},
	Date-Modified = {2013-02-10 20:51:17 +0800},
	Doi = {10.1109/13.144656},
	Issn = {0018-9359},
	Journal = {Education, IEEE Transactions on},
	Keywords = {Analog circuits;Circuit analysis;Circuit stability;Computer networks;Control systems;Electronic circuits;Equations;Feedback circuits;Feedback loop;Terminology;feedback;network analysis;feedback circuit analysis;loop gain;network analysis;return ratio;return-radio concept;two-port analysis;},
	Month = {Aug},
	Number = {3},
	Pages = {253--261},
	Title = {{A comparison of two approaches to feedback circuit analysis}},
	Volume = {35},
	Year = {1992},
	Abstract = {Two approaches for analyzing single-loop feedback circuits are compared and contrasted. One approach is based on the return-radio concept, and the other is based on two-port analysis. A frequent error in many popular texts-interchanging the computation of return ratio for a dependent source and loop gain of the idealized feedback network-is discussed. Assumptions commonly made in many texts when presenting two-port feedback analysis are examined for validity. Examples are given to highlight the differences between the two approaches},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2h1cnN0OTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2h1cnN0OTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4LtXD9/EzAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADD94CzAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpodXJzdDkyLnBkZgAADgAYAAsAaAB1AHIAcwB0ADkAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9odXJzdDkyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/13.144656}}

@article{murman12,
	Author = {Murmann, B.},
	Date-Added = {2013-02-10 20:48:10 +0800},
	Date-Modified = {2013-02-10 20:48:23 +0800},
	Doi = {10.1109/MSSC.2012.2192190},
	Issn = {1943-0582},
	Journal = {Solid-State Circuits Magazine, IEEE},
	Keywords = {Circuit simulation;Noise measurement;Thermal noise;Tutorials;CMOS analogue integrated circuits;amplifiers;circuit simulation;sample and hold circuits;thermal noise;CMOS circuit;THA circuit;charge-redistribution track-and-hold amplifier;circuit simulation techniques;thermal noise performance;track-and-hold circuits;},
	Month = {Jun},
	Number = {2},
	Pages = {46--54},
	Title = {{Thermal noise in track-and-hold circuits: analysis and simulation techniques}},
	Volume = {4},
	Year = {2012},
	Abstract = {As a vehicle that lets us explore the main ideas of this article, we will utilize the commonly used charge-redistribution track-and-hold amplifier (THA) circuit (shown in Figure 1) and evaluate this circuit in terms of its thermal noise performance. Of course, it is well know that the thermal noise of this circuit is somehow related to #x201C;kT/C. #x201D; What we accomplish in this article is to precisely track down the proper proportionally constants so that we can validate the results of a circuit simulation with good precision. After all, as you have learned from your experienced analog guru, you will never trust a circuit simulation blindly, right?},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL211cm1hbm4xMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbXVybWFubjEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLgui80E1jYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0EZbYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm11cm1hbm4xMi5wZGYAAA4AHAANAG0AdQByAG0AYQBuAG4AMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4xMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MSSC.2012.2192190}}

@article{re05,
	Author = {Re, V. and Manghisoni, M. and Ratti, L. and Speziali, V. and Traversi, G.},
	Date-Added = {2013-02-10 20:46:48 +0800},
	Date-Modified = {2013-02-10 20:46:59 +0800},
	Doi = {10.1109/TNS.2005.862771},
	Issn = {0018-9499},
	Journal = {Nuclear Science, IEEE Transactions on},
	Keywords = {CMOS process;CMOS technology;Capacitance;Condition monitoring;Detectors;Foundries;Geometry;Noise measurement;Semiconductor device modeling;Transistors;CMOS integrated circuits;MOSFET;readout electronics;semiconductor counters;thermal noise;MOSFET;actual device operating conditions;channel thermal noise parameters;deep submicrometer CMOS transistors;detector applications;different geometries;gate oxide thickness;input capacitance;low-noise front-end electronics;minimum channel length;monolithic detector readout systems;noise performances;process-to-process spread;scaling effects;CMOS;MOSFET;deep submicron;front-end electronics;noise;},
	Month = {Dec},
	Number = {6},
	Pages = {2733--2740},
	Title = {{Survey of noise performances and scaling effects in deep submicrometer CMOS devices from different foundries}},
	Volume = {52},
	Year = {2005},
	Abstract = {Submicrometer CMOS technologies provide well-established solutions to the implementation of low-noise front-end electronics for a wide range of detector applications. Since commercial CMOS processes maintain a steady trend in device scaling, it is essential to monitor the impact of these technological advances on the noise parameters of the devices. In this paper we present the results of an extensive analysis carried out on CMOS transistors fabricated in 0.35, 0.25, and 0.18 mum technologies from different foundries. This allows us to evaluate the behavior of 1/f and channel thermal noise parameters with different gate oxide thickness and minimum channel length and to give an estimate of their process-to-process spread. The experimental analysis is focused on actual device operating conditions in monolithic detector readout systems. This means that moderate or weak inversion are often the only relevant regions for front-end devices. To account for different detector requirements, the noise behavior of devices with different geometries and input capacitance was investigated. The large set of data gathered from the measurements provides a powerful tool to model noise parameters and establish front-end design criteria in deep submicrometer CMOS processes},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL3JlMDUucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CHJlMDUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4LVTATk1VAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADATdzVAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyZTA1LnBkZgAOABIACAByAGUAMAA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JlMDUucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TNS.2005.862771}}

@article{tedja94,
	Author = {Tedja, S. and Van der Spiegel, J. and Williams, H.H.},
	Date-Added = {2013-02-10 20:45:54 +0800},
	Date-Modified = {2013-02-10 20:46:07 +0800},
	Doi = {10.1109/16.333824},
	Issn = {0018-9383},
	Journal = {Electron Devices, IEEE Transactions on},
	Keywords = {Analytical models;CMOS technology;FETs;Integrated circuit noise;Low-frequency noise;MOS devices;MOSFET circuits;Noise reduction;Silicon;Thermal resistance;MOSFET;inversion layers;radiation hardening (electronics);semiconductor device models;semiconductor device noise;thermal noise;1.2 mum;1.7 mum;MOSFETs;body effect;channel thermal noise;effective device channel length;inversion regions;measurement technique;one-dimensional charge sheet model;radiation hard CMOS process;},
	Month = {Nov},
	Number = {11},
	Pages = {2069--2075},
	Title = {{Analytical and experimental studies of thermal noise in MOSFET's}},
	Volume = {41},
	Year = {1994},
	Abstract = {An analysis of the channel thermal noise in MOSFET's based on the one-dimensional charge sheet model, is presented. The analytical expression is valid in the strong, moderate, and weak inversion regions. The body effect on the device parameters relevant to the thermal noise is discussed. A measurement technique as well as experimental results of P- and N-MOSFET's of a 1.2 mu;m radiation hard CMOS process are presented. The calculated channel thermal noise coefficient gamma; as in id2/ Delta;f=4kT gamma; gdo, agrees well with experimental data for effective device channel length as short as 1.7 mu;m},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3RlZGphOTQucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3RlZGphOTQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4LS3D9/LlAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADD94JlAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp0ZWRqYTk0LnBkZgAADgAYAAsAdABlAGQAagBhADkANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy90ZWRqYTk0LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/16.333824}}

@article{cardoso12,
	Author = {Cardoso, A.J. and de Carli, L.G. and Galup-Montoro, C. and Schneider, M.C.},
	Date-Added = {2013-02-10 20:31:00 +0800},
	Date-Modified = {2013-02-10 20:31:10 +0800},
	Doi = {10.1109/TCSI.2011.2161366},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {Capacitance;Capacitors;Integrated circuit modeling;Mathematical model;Schottky diodes;Transient analysis;Voltage measurement;diodes;low-power electronics;power conversion;rectifiers;transient analysis;voltage multipliers;DC output voltage level;charging time;exponential I-V characteristic;load capacitor;low-voltage limit;off-the-shelf 1N4148 diode;output voltage ripple;power conversion efficiency;rectifier circuit valid down;steady-state analysis;thermal voltage verification;transient analysis;voltage doubler;AC-DC converters;energy harvesting;low voltage rectifiers;},
	Month = {Jan},
	Number = {1},
	Pages = {106--112},
	Title = {{Analysis of the Rectifier Circuit Valid Down to Its Low-Voltage Limit}},
	Volume = {59},
	Year = {2012},
	Abstract = {This paper describes a simple analytical model of the rectifier circuit valid down to very low voltage operation (input voltage below the thermal voltage). Steady-state and transient analyses of the rectifier with the diode described by an exponential I-V characteristic are presented. We provide formulas for the dc output voltage level, the output voltage ripple, and the power conversion efficiency. We also give a compact expression for the charging time of the load capacitor. The models of the rectifier and the voltage doubler for input voltages down to the thermal voltage are verified with simulations and measurements using circuits built with off-the-shelf 1N4148 diodes.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2NhcmRvc28xMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNY2FyZG9zbzEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLgsPssuuG8AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMsuR+8AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNhcmRvc28xMi5wZGYAAA4AHAANAGMAYQByAGQAbwBzAG8AMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2NhcmRvc28xMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2011.2161366}}

@article{leonov07,
	Author = {Leonov, V. and Torfs, T. and Fiorini, P. and Van Hoof, C.},
	Date-Added = {2013-02-10 19:46:53 +0800},
	Date-Modified = {2013-02-10 19:47:06 +0800},
	Doi = {10.1109/JSEN.2007.894917},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {Humans;Lighting;Photovoltaic cells;Skin;Testing;Thermal sensors;Thermoelectric devices;Thermoelectricity;Wireless sensor networks;Wrist;biosensors;microcontrollers;thermoelectric conversion;thermopiles;transceivers;wireless sensor networks;100 muW;BiTe thermopiles;human body;human heat;human warmth;microcontroller;power conditioning module;thermoelectric converters;thermoelectric wrist generators;wireless sensor nodes;wireless transceiver;Bismuth telluride;body-area network;energy scavenger;thermoelectric generator (TEG);thermopile;wireless sensor;},
	Month = {May},
	Number = {5},
	Pages = {650--657},
	Title = {{Thermoelectric Converters of Human Warmth for Self-Powered Wireless Sensor Nodes}},
	Volume = {7},
	Year = {2007},
	Abstract = {Solar cells are the most commonly used devices in customer products to achieve power autonomy. This paper discusses a complementary approach to provide power autonomy to devices on a human body, i.e., thermoelectric conversion of human heat. In indoor applications, thermoelectric converters on the skin can provide more power per square centimeter than solar cells, particularly in adverse illumination conditions. Moreover, they work day and night. The first sensor nodes powered by human heat have been demonstrated and tested on people in 2004-2005. They used the state-of-the-art 100-muW watch-size thermoelectric wrist generators fabricated at IMEC and based on custom-design small-size BiTe thermopiles. The sensor node is completed with a power conditioning module, a microcontroller, and a wireless transceiver mounted on a watchstrap},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2xlb25vdjA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxsZW9ub3YwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEuCJrzT2qAQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzT05gQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bGVvbm92MDcucGRmAA4AGgAMAGwAZQBvAG4AbwB2ADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZW9ub3YwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2007.894917}}

@inproceedings{rabaey07,
	Author = {Rabaey, J. and Burghardt, F. and Steingart, D. and Seeman, M. and Wright, P.},
	Booktitle = {Electron Devices Meeting, 2007. IEDM 2007. IEEE International},
	Date-Added = {2013-02-09 20:14:41 +0800},
	Date-Modified = {2013-02-09 20:14:53 +0800},
	Doi = {10.1109/IEDM.2007.4418947},
	Keywords = {Batteries;Circuits;Computer architecture;Energy storage;Pervasive computing;Regulators;Reservoirs;Tires;Voltage;Wireless sensor networks;low-power electronics;power aware computing;power electronics;telecommunication power supplies;wireless sensor networks;communication devices;computation devices;energy harvesting;energy scavenging;power electronic component;power supply replenishment;remote area;sensing devices;ultra low power design;},
	Month = {Dec},
	Pages = {363--366},
	Title = {{Energy Harvesting - A Systems Perspective}},
	Year = {2007},
	Abstract = {Deployment of sensing devices in remote areas makes battery replacement virtually impossible, so harvesting available energy for replenishment of the supply is essential. The energy available is very small, therefore ultra low power design for both computation and communication devices is required. In the paper, we will discuss the need for a system- level approach to energy scavenging, and demonstrate how effective harvesting is possible even under demanding circumstances.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JhYmFleTA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyYWJhZXkwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEt70KxeK2H1BERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAxeJFnwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cmFiYWV5MDcucGRmAA4AGgAMAHIAYQBiAGEAZQB5ADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yYWJhZXkwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/IEDM.2007.4418947}}

@manual{xilinx-chapman08c,
	Author = {Chapman, Ken},
	Date-Added = {2013-02-05 19:30:25 +0800},
	Date-Modified = {2013-02-05 19:30:56 +0800},
	Edition = {1.0},
	Month = {Feb},
	Organization = {Xilinx, Inc.},
	Title = {{Performance + Time = Memory (Cost Saving with 3-D Design)}},
	Year = {2008}}

@webpage{xilinx-poweroptions,
	Date-Added = {2013-02-05 19:29:21 +0800},
	Date-Modified = {2013-02-05 19:29:48 +0800},
	Lastchecked = {2013 Feb 2},
	Organization = {Xilinx, Inc.},
	Title = {{What are FPGA Power Management Software Options}},
	Url = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-software-options.htm},
	Bdsk-Url-1 = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-hdl-coding-techniques.htm},
	Bdsk-Url-2 = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-software-options.htm}}

@conference{lamoureux08,
	Author = {Lamoureux, J. and Luk, W.},
	Booktitle = {Adaptive Hardware and Systems, 2008. AHS '08. NASA/ESA Conference on},
	Date-Added = {2013-02-05 19:26:34 +0800},
	Date-Modified = {2013-02-05 19:28:33 +0800},
	Month = {Jun},
	Pages = {338--345},
	Title = {{An overview of low-power techniques for field-programmable gate arrays}},
	Year = {2008}}

@manual{xilinx-chapman08b,
	Author = {Chapman, Ken},
	Date-Added = {2013-02-05 19:24:30 +0800},
	Date-Modified = {2013-02-05 19:24:59 +0800},
	Edition = {1.0},
	Month = {Feb},
	Organization = {Xilinx, Inc.},
	Title = {{Multiplexer Selection}},
	Year = {2008}}

@manual{xilinx-chapman08,
	Author = {Chapman, Ken},
	Date-Added = {2013-02-05 19:22:42 +0800},
	Date-Modified = {2013-02-05 19:23:40 +0800},
	Edition = {1.0.1},
	Month = {Mar},
	Organization = {Xilinx, Inc.},
	Title = {{Get Smart About Reset: Think Local, Not Global}},
	Year = {2008}}

@manual{xilinx-chapman07,
	Author = {Chapman, Ken},
	Date-Added = {2013-02-05 19:20:58 +0800},
	Date-Modified = {2013-02-05 19:21:44 +0800},
	Edition = {1.0.1},
	Month = {Oct},
	Organization = {Xilinx, Inc.},
	Title = {{Get Your Priorities Right --- Make Your Design Up to 50\% Smaller}},
	Year = {2007}}

@webpage{xilinx-coding,
	Date-Added = {2013-02-05 19:16:28 +0800},
	Date-Modified = {2013-02-05 19:19:31 +0800},
	Lastchecked = {2013 Feb 2},
	Organization = {Xilinx, Inc.},
	Title = {{Spartan-3 FPGA HDL Coding Techniques}},
	Url = {http://www.xilinx.com/csi/training/spartan-3-fpga-hdl-coding-techniques.htm},
	Bdsk-Url-1 = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-hdl-coding-techniques.htm},
	Bdsk-Url-2 = {http://www.xilinx.com/csi/training/spartan-3-fpga-hdl-coding-techniques.htm}}

@webpage{xilinx-power,
	Date-Added = {2013-02-05 19:13:09 +0800},
	Date-Modified = {2013-02-05 19:19:27 +0800},
	Edition = {1.1},
	Lastchecked = {2013 Feb 2},
	Organization = {Xilinx, Inc.},
	Title = {{What are FPGA Power Management HDL Coding Techniques}},
	Url = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-hdl-coding-techniques.htm},
	Bdsk-Url-1 = {http://www.xilinx.com/csi/training/what-are-fpga-power-management-hdl-coding-techniques.htm}}

@manual{xilinx-garrault06,
	Author = {Garrault, Philippe and Philofsky, Brian},
	Date-Added = {2013-02-05 19:02:03 +0800},
	Date-Modified = {2013-02-05 19:20:55 +0800},
	Edition = {1.1},
	Month = {Jan},
	Organization = {Xilinx, Inc.},
	Title = {{HDL Coding Practices to Accelerate Design Performance}},
	Year = {2006}}

@manual{xilinx-chapman06,
	Author = {Chapman, Ken},
	Date-Added = {2013-02-05 18:58:53 +0800},
	Date-Modified = {2013-02-05 19:01:00 +0800},
	Edition = {rev2},
	Month = {Feb},
	Organization = {Xilinx, Inc.},
	Title = {{Rotary Encoder Interface Spartan-3E Starter Kit}},
	Year = {2006}}

@manual{xilinx-spartan11,
	Date-Added = {2013-02-04 22:33:24 +0800},
	Date-Modified = {2013-02-04 22:35:28 +0800},
	Edition = {v1.2},
	Month = {Jan},
	Organization = {Xilinx, Inc.},
	Title = {{Spartan-3E FPGA Starter Kit Board User Guide}},
	Year = {2011}}

@inproceedings{wolff00,
	Author = {Wolff, F.G. and Knieser, M.J. and Weyer, D.J. and Papachristou, C.A.},
	Booktitle = {National Aerospace and Electronics Conference, 2000. NAECON 2000. Proceedings of the IEEE 2000},
	Date-Added = {2013-02-04 21:08:38 +0800},
	Date-Modified = {2013-02-04 21:08:46 +0800},
	Doi = {10.1109/NAECON.2000.894960},
	Keywords = {Application specific integrated circuits;Costs;Design methodology;Digital filters;Electronics packaging;Energy consumption;Field programmable gate arrays;Finite impulse response filter;Intellectual property;Logic;FIR filters;digital filters;field programmable gate arrays;high level synthesis;industrial property;table lookup;FIR;FPGA design;Intellectual Property;RTL;digital filters;high level design;look up table;low power methods;pre-computed tables;},
	Pages = {554--559},
	Title = {{High-level low power FPGA design methodology}},
	Year = {2000},
	Abstract = {High-level design for low power is difficult to accomplish especially for FPGA designs. Presents a design technique that uses pre-computed tables that characterize the RTL and Intellectual Property (IF) components to estimate power. Actual tables were computed and the low-power design technique demonstrated. The results show that a lower power design can be achieved given this design methodology},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/NAECON.2000.894960}}

@inproceedings{gupta10,
	Author = {Gupta, V. and Kandhalu, A. and Rajkumar, R.R.},
	Booktitle = {Proceedings of the 6th Workshop on Hot Topics in Embedded Networked Sensors},
	Date-Added = {2013-02-03 17:46:33 +0800},
	Date-Modified = {2013-02-03 17:46:43 +0800},
	Organization = {ACM},
	Pages = {17},
	Title = {{Energy harvesting from electromagnetic energy radiating from AC power lines}},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2d1cHRhMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2d1cHRhMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASzhH3NNFMdAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNM+KdAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpndXB0YTEwLnBkZgAADgAYAAsAZwB1AHAAdABhADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ndXB0YTEwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@phdthesis{sordiashie12,
	Author = {Sordiashie, Evans},
	Date-Added = {2013-02-03 17:42:30 +0800},
	Date-Modified = {2013-02-03 17:43:51 +0800},
	Month = {May},
	School = {University of Nebraska-Lincoln},
	Title = {{Electromagnetic Harvesting to Power Energy Management Sensors in the Built Environment}},
	Year = {2012},
	Abstract = {Recently, a growing body of scholarly work in the field of energy conservation is focusing on the implementation of energy management sensors in the power distribution system. Since most of these sensors are either battery operated or hardwired to the existing power distribution system, their use comes with major drawbacks. Battery maintenance and associated labor costs can make implementing sensors very expensive. Although hardwired sensors require very little post-installation maintenance, any energy savings they may procure is offset by the amount of energy expended during the course of the sensors normal operation. In response to these energy challenges, this thesis proposes an electromagnetic harvesting device that powers such sensor technologies by scavenging low electromagnetic field energy. First, the quantities of magnetic flux densities around common current carrying conductors in the built environment are estimated according to the equivalent amount of power that can be generated. Then, a prototype of the harvesting device for scavenging low magnetic flux is designed and developed. Finally, the device is evaluated for real-world implementation using a novel prototype board.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL3NvcmRpYXNoaWUxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQc29yZGlhc2hpZTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLOD1800Ul0AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0z4d0AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnNvcmRpYXNoaWUxMi5wZGYADgAiABAAcwBvAHIAZABpAGEAcwBoAGkAZQAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc29yZGlhc2hpZTEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==}}

@article{chang12,
	Author = {Chang, Keun-Su and Kang, Sung-Muk and Park, Kyung-Jin and Shin, Seung-Hwan and Kim, Hyeong-Seok and Kim, Ho-Seong},
	Date-Added = {2013-02-03 17:36:50 +0800},
	Date-Modified = {2013-02-03 17:38:26 +0800},
	Journal = {Journal of Electrical Engineering and Technology},
	Number = {1},
	Pages = {75--80},
	Title = {{Electric Field Energy Harvesting Powered Wireless Sensors for Smart Grid}},
	Volume = {7},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2NoYW5nMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2NoYW5nMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAATNDkLNNFAFUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNM9+FAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaGFuZzEyLnBkZgAADgAYAAsAYwBoAGEAbgBnADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGFuZzEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@inproceedings{moghe09,
	Author = {Moghe, R. and Yang, Yi and Lambert, F. and Divan, D.},
	Booktitle = {Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE},
	Date-Added = {2013-02-03 17:31:03 +0800},
	Date-Modified = {2013-02-03 17:31:14 +0800},
	Doi = {10.1109/ECCE.2009.5316052},
	Keywords = {energy harvesting;power systems;wireless sensor networks;electric field energy harvesting;flux concentrator based approach;magnetic field energy harvesting;power system applications;sensor nodes;wireless sensor networks;Monitoring;electric fields;energy harvesting;magnetic fields;power grid;sensor networks;},
	Month = {Sep},
	Pages = {3550--3557},
	Title = {{A scoping study of electric and magnetic field energy harvesting for wireless sensor networks in power system applications}},
	Year = {2009},
	Abstract = {This paper explores the existing energy harvesting technologies, their stage of maturity and their feasibility for powering sensor nodes. It contains a study of the energy requirements of the sensor nodes that are a part of the commercial domain. Further, it investigates methods and concepts for harvesting the energy from electric and magnetic fields present near utility assets through laboratory experimentation. The flux concentrator based approach that scavenges the magnetic field was considered to be the most promising solution providing nearly 250 mW of power sufficient to power a sensor node.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL21vZ2hlMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C21vZ2hlMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAATKVD/NNE/dUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNM99dAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptb2doZTA5LnBkZgAADgAYAAsAbQBvAGcAaABlADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tb2doZTA5LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ECCE.2009.5316052}}

@inproceedings{zhao12,
	Author = {Zhao, Xinming and Keutel, T. and Baldauf, M. and Kanoun, O.},
	Booktitle = {Systems, Signals and Devices (SSD), 2012 9th International Multi-Conference on},
	Date-Added = {2013-02-03 17:29:50 +0800},
	Date-Modified = {2013-02-03 17:30:01 +0800},
	Doi = {10.1109/SSD.2012.6198106},
	Keywords = {Energy harvesting;Equations;Mathematical model;Monitoring;Multichip modules;Supercapacitors;Wireless sensor networks;condition monitoring;energy harvesting;power overhead lines;power system management;wireless sensor networks;electricity demands;electrostatic stray field;energy harvesting;energy management unit;network management;overhead power line monitoring;power 16 mW;power module;power transmission monitoring;renewable energy distribution;wireless sensor nodes;Overhead power line;condition monitoring;energy harvesting;field test;wireless sensor network;},
	Month = {Mar},
	Pages = {1--5},
	Title = {{Energy harvesting for overhead power line monitoring}},
	Year = {2012},
	Abstract = {Power transmission is becoming increasingly challenging because of the growth of electricity demands and distribution of renewable energies. Therefore, an effective monitoring of power lines is of decisive importance for network management. In this paper, we propose a solution for energy harvesting from the electrostatic stray field of the power line to power the wireless sensor nodes. Theoretical considerations for the power module and the design of the energy management unit are presented. A realized prototype of the power module was tested under laboratory conditions. A field test shows that energy harvester can collect enough energy to power the sensor device by 16 mW.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3poYW8xMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKemhhbzEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLOAL800TvkAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0z3nkAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnpoYW8xMi5wZGYADgAWAAoAegBoAGEAbwAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvemhhbzEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SSD.2012.6198106}}

@inproceedings{han04,
	Author = {Han, J. and von Jouanne, A. and Le, T. and Mayaram, K. and Fiez, T.S.},
	Booktitle = {Applied Power Electronics Conference and Exposition, 2004. APEC '04. Nineteenth Annual IEEE},
	Date-Added = {2013-02-03 17:09:54 +0800},
	Date-Modified = {2013-02-03 17:10:05 +0800},
	Doi = {10.1109/APEC.2004.1296069},
	Keywords = {Batteries;Biomembranes;Circuit simulation;Heat engines;Power conditioning;Power generation;Signal generators;Strontium;Voltage;Wireless sensor networks; SPICE; electric generators; heat engines; piezoelectric devices; power engineering computing; power supply quality; rectification; waveform generators; 18.8 muW; AWGR; MPG; PCC; PSpice simulation; SR; arbitrary waveform generator representation; bulge tester; heat engine; micropower generator; piezoelectric MPG; piezoelectric generator; piezoelectric membrane; power conditioning circuit; power extraction; synchronous rectification;},
	Pages = {1541--1546},
	Title = {{Novel power conditioning circuits for piezoelectric micropower generators}},
	Volume = {3},
	Year = {2004},
	Abstract = {Low power devices promote the development of micropower generators (MPGs). This paper presents a novel power conditioning circuit (PCC) that enables maximum power extraction from a piezoelectric MPG. Synchronous rectification (SR) is employed to improve the PCC efficiency. A simplified model of the piezoelectric generator is developed for simulation. Performance of the proposed PCC is verified by PSpice simulation and experimental results. A maximum output power of 18.8 mu;W has been extracted from a single piezoelectric MPG. Arbitrary waveform generator representation (AWGR) of the flexing piezoelectric membrane is also presented. The hardware AWGR enables research on the PCC without the need for the actual MPG heat engine or bulge tester used to flex the piezoelectric membrane, and also demonstrates the feasibility of cascading many MPGs to extract additional power.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2hhbjA0LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQloYW4wNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEs3tCzTRK9AAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzTPadAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aGFuMDQucGRmAAAOABQACQBoAGEAbgAwADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvaGFuMDQucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/APEC.2004.1296069}}

@article{le06,
	Author = {Le, T.T. and Han, Jifeng and von Jouanne, A. and Mayaram, K. and Fiez, T.S.},
	Date-Added = {2013-02-03 16:58:05 +0800},
	Date-Modified = {2013-02-03 16:58:16 +0800},
	Doi = {10.1109/JSSC.2006.874286},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Biomembranes;Circuit testing;Impedance;Piezoelectric materials;Power conversion;Power generation;Power measurement;Rectifiers;Solar power generation;Voltage; CMOS integrated circuits; piezoelectric devices; power conversion; rectifying circuits; 0.25 micron; 0.35 micron; 16 MW; 22 muW; CMOS; active full-wave synchronous rectifier; passive full-wave rectifier circuit; peak power efficiency; piezoelectric micropower generator; power conversion circuit; voltage doubler circuit; Efficient interface circuit; micro-power; passive rectifier; piezoelectric; power generation; rectifier;},
	Month = {Jun},
	Number = {6},
	Pages = {1411--1420},
	Title = {{Piezoelectric micro-power generation interface circuits}},
	Volume = {41},
	Year = {2006},
	Abstract = {New power conversion circuits to interface to a piezoelectric micro-power generator have been fabricated and tested. Circuit designs and measurement results are presented for a half-wave synchronous rectifier with voltage doubler, a full-wave synchronous rectifier and a passive full-wave rectifier circuit connected to the piezoelectric micro-power generator. The measured power efficiency of the synchronous rectifier and voltage doubler circuit fabricated in a 0.35- mu;m CMOS process is 88% and the output power exceeds 2.5 mu;W with a 100-k Omega;, 100-nF load. The two full-wave rectifiers (passive and synchronous) were fabricated in a 0.25- mu;m CMOS process. The measured peak power efficiency for the passive full-wave rectifier circuit is 66% with a 220-k Omega; load and supplies a peak output power of 16 mu;W with a 68-k Omega; load. Although the active full-wave synchronous rectifier requires quiescent current for operation, it has a higher peak efficiency of 86% with an 82-k Omega; load, and also exhibits a higher peak power of 22 mu;W with a 68-k Omega; load which is 37% higher than the passive full-wave rectifier.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2xlMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGxlMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASzfTbNNEiTUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNM9gTAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZTA2LnBkZgAOABIACABsAGUAMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xlMDYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2006.874286}}

@inproceedings{le03,
	Author = {Le, T. and Han, J. and von Jouanne, A. and Mayararn, K. and Fiez, T.S.},
	Booktitle = {Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003},
	Date-Added = {2013-02-03 16:55:46 +0800},
	Date-Modified = {2013-02-03 16:55:56 +0800},
	Doi = {10.1109/CICC.2003.1249447},
	Keywords = {Biomembranes;Circuits;Frequency;Impedance;Mechanical energy;Piezoelectric materials;Power conversion;Power generation;Rectifiers;Voltage; piezoelectric devices; power conversion; rectifying circuits; voltage multipliers; 1.4 V; 100 kohm; 100 nF; 2.5 muW; 20 muW; 88 percent; 90 percent; piezoelectric membrane generator; piezoelectric power generation; power conversion circuits; power efficiency; power generation interface circuits; power generator; synchronous rectifier; voltage doubler;},
	Month = {Sep},
	Pages = {489--492},
	Title = {{Piezoelectric power generation interface circuits}},
	Year = {2003},
	Abstract = {New power conversion circuits are presented that interface to a piezoelectric power generator. Measured results are presented for a synchronous rectifier with voltage doubler connected to the piezoelectric membrane. The power efficiency is 88% and the output power is 2.5 mu;W with a 100 k Omega;, 100 nF load. An improved circuit based on the synchronous rectifier achieves 1.4 V, 20 mu;W and more than 90% efficiency.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2xlMDMucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGxlMDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASzd7nNNEd8AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNM9b8AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZTAzLnBkZgAOABIACABsAGUAMAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xlMDMucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2003.1249447}}

@inproceedings{seok09,
	Author = {Seok, Mingoo and Kim, Gyouho and Sylvester, D. and Blaauw, D.},
	Booktitle = {Custom Integrated Circuits Conference, 2009. CICC '09. IEEE},
	Date-Added = {2013-01-28 01:12:19 +0800},
	Date-Modified = {2013-01-28 01:12:30 +0800},
	Doi = {10.1109/CICC.2009.5280773},
	Keywords = {CMOS technology;Circuits;Energy consumption;Equations;Power supplies;Subthreshold current;Temperature measurement;Temperature sensors;Variable structure systems;Voltage;CMOS integrated circuits;low-power electronics;transistor circuits;CMOS process;depletion-mode device;power 2.2 pW;size 0.13 mum;sub-1V operation;transistor voltage reference;ultra-low power consumption;voltage 0.5 V;},
	Month = {Sep},
	Pages = {577--580},
	Title = {{A 0.5V 2.2pW 2-transistor voltage reference}},
	Year = {2009},
	Abstract = {A voltage reference using a depletion-mode device is designed in a 0.13 mum CMOS process and achieves ultra-low power consumption and sub-1V operation without sacrificing temperature and supply voltage insensitivity. Measurements show a temperature coefficient of 19.4 ppm/degC (3.4 muV/degC), line sensitivity of 0.033%/V, power supply rejection ratio of -67 dB, and power consumption of 2.2 pW. It requires only two devices and functions down to Vdd = 0.5 V with an area of 1350 mum2. A variant for higher Vout is also demonstrated.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2009.5280773}}

@inproceedings{chen10b,
	Author = {Chen, G. and Fojtik, M. and Kim, Daeyeon and Fick, D. and Park, Junsun and Seok, Mingoo and Chen, Mao-Ter and Foo, Zhiyoong and Sylvester, D. and Blaauw, D.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International},
	Date-Added = {2013-01-27 23:44:54 +0800},
	Date-Modified = {2013-02-11 01:33:15 +0800},
	Doi = {10.1109/ISSCC.2010.5433921},
	Issn = {0193-6530},
	Keywords = {Battery charge measurement;Battery management systems;Energy management;Energy measurement;Photovoltaic cells;Power system management;Random access memory;Sensor systems;Sleep;Thin film sensors;SRAM chips;energy harvesting;microprocessor chips;microsensors;secondary cells;solar cells;data-retentive sleep state;millimeter-scale nearly perpetual sensor system;power 100 pW;power 2.1 muW;power 3.3 fW;sensor measurements;solar cells;stacked battery;},
	Month = {Feb},
	Pages = {288--289},
	Title = {Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells},
	Year = {2010},
	Abstract = {An 8.75 mm3 sensor system is implemented with a near-threshold ARM Cortex-M3 core, custom 3.3 fW leakage-per-bit SRAM, two 1 mm2 solar cells, a thin-film Li-ion battery, and an integrated power management unit. The 2.1 µW system enters a 100 pW data-retentive sleep state between sensor measurements and harvests energy from the solar cells to enable nearly perpetual operation.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2NoZW4xMGIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2NoZW4xMGIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4uXDHyxggUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADHyqegAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaGVuMTBiLnBkZgAADgAYAAsAYwBoAGUAbgAxADAAYgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGVuMTBiLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2010.5433921}}

@inproceedings{warneke02,
	Author = {Warneke, B.A. and Scott, M.D. and Leibowitz, B.S. and Zhou, Lixia and Bellew, C.L. and Chediak, J.A. and Kahn, J.M. and Boser, B.E. and Pister, K.S.J.},
	Booktitle = {Sensors, 2002. Proceedings of IEEE},
	Date-Added = {2013-01-27 23:01:36 +0800},
	Date-Modified = {2013-01-27 23:02:30 +0800},
	Doi = {10.1109/ICSENS.2002.1037346},
	Keywords = {Acoustic sensors;Application specific integrated circuits;Energy management;Intelligent sensors;Magnetic sensors;Optical fiber communication;Optical receivers;Optical sensors;Photovoltaic cells;Wireless sensor networks; distributed sensors; intelligent sensors; microsensors; optical links; solar cell arrays; 0.25 micron; 3 MHz; ADC; CMOS ASIC; SOI solar cell array; Smart Dust; autonomous solar-powered node; bidirectional optical communication; distributed wireless sensor network; free-space optical link; integrated oscillator; micromachined four-quadrant corner-cube retroreflector; one-to-many network configuration; optical receiver; photosensor;},
	Pages = {1510--1515},
	Title = {{An autonomous 16 mm\textsuperscript{3} solar-powered node for distributed wireless sensor networks}},
	Volume = {2},
	Year = {2002},
	Abstract = {A 16 mm3 autonomous solar-powered sensor node with bidirectional optical communication for distributed sensor networks has been demonstrated. The device digitizes integrated sensor signals and transmits/receives data over a free-space optical link. The system consists of three die - a 0.25 mu;m CMOS ASIC, a 2.6 mm2 SOI solar cell array, and a micromachined four-quadrant corner-cube retroreflector (CCR), allowing it to be used in a one-to-many network configuration. The CMOS ASIC includes a photosensor integrated 3 MHz oscillator, 69 pJ/bit optical receiver and 31 pJ/sample ADC.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICSENS.2002.1037346}}

@article{radhakrishnan01,
	Author = {Radhakrishnan, D.},
	Date-Added = {2013-01-23 15:56:33 +0800},
	Date-Modified = {2013-01-23 15:56:46 +0800},
	Doi = {10.1049/ip-cds:20010170},
	Issn = {1350-2409},
	Journal = {Circuits, Devices and Systems, IEE Proceedings -},
	Keywords = {CMOS logic circuits;VLSI;adders;cellular arrays;circuit CAD;integrated circuit design;logic CAD;low-power electronics;CMOS full adder;MOS transistors;VLSI circuits;XOR-XNOR cell;formal design procedure;low-power design;minimal transistor CMOS pass network;power supply voltage;threshold voltage drop;},
	Month = {Feb},
	Number = {1},
	Pages = {19--24},
	Title = {{Low-voltage low-power CMOS full adder}},
	Volume = {148},
	Year = {2001},
	Abstract = {Low-power design of VLSI circuits has been identified as a critical technological need in recent years due to the high demand for portable consumer electronics products. In this regard many innovative designs for basic logic functions using pass transistors and transmission gates have appeared in the literature recently. These designs relied on the intuition and cleverness of the designers, without involving formal design procedures. Hence, a formal design procedure for realising a minimal transistor CMOS pass network XOR-XNOR cell, that is fully compensated for threshold voltage drop in MOS transistors, is presented. This new cell can reliably operate within certain bounds when the power supply voltage is scaled down, as long as due consideration is given to the sizing of the MOS transistors during the initial design step. A low transistor count full adder cell using the new XOR-XNOR cell is also presented},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/ip-cds:20010170}}

@article{shams02,
	Author = {Shams, A.M. and Darwish, T.K. and Bayoumi, M.A.},
	Date-Added = {2013-01-23 15:37:24 +0800},
	Date-Modified = {2013-01-23 15:37:35 +0800},
	Doi = {10.1109/92.988727},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {Adders;Arithmetic;Buildings;Circuit simulation;Energy consumption;Joining processes;Performance analysis;Switching circuits;Very large scale integration;Virtual prototyping;CMOS logic circuits;adders;low-power electronics;1 bit;circuit design;circuit simulation;driving capability;low-power CMOS full adder cell;performance analysis;power consumption;},
	Month = {Feb},
	Number = {1},
	Pages = {20--29},
	Title = {{Performance analysis of low-power 1-bit CMOS full adder cells}},
	Volume = {10},
	Year = {2002},
	Abstract = {A performance analysis of 1-bit full-adder cell is presented. The adder cell is anatomized into smaller modules. The modules are studied and evaluated extensively. Several designs of each of them are developed, prototyped, simulated and analyzed. Twenty different 1-bit full-adder cells are constructed (most of them are novel circuits) by connecting combinations of different designs of these modules. Each of these cells exhibits different power consumption, speed, area, and driving capability figures. Two realistic circuit structures that include adder cells are used for simulation. A library of full-adder cells is developed and presented to the circuit designers to pick the full-adder cell that satisfies their specific applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3NoYW1zMDIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3NoYW1zMDIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASv4sPKBEWCUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADKA9UCAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaGFtczAyLnBkZgAADgAYAAsAcwBoAGEAbQBzADAAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zaGFtczAyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.988727}}

@article{chandrakasan92,
	Author = {Chandrakasan, A.P. and Sheng, S. and Brodersen, R.W.},
	Date-Added = {2013-01-23 15:27:21 +0800},
	Date-Modified = {2013-01-23 15:27:35 +0800},
	Doi = {10.1109/4.126534},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS digital integrated circuits;CMOS logic circuits;CMOS technology;Coupling circuits;Digital circuits;Energy consumption;Logic circuits;Portable computers;Throughput;Voltage;CMOS integrated circuits;VLSI;integrated circuit technology;integrated logic circuits;CMOS digital design;Si area;battery-operated applications;computational throughput;design tradeoff;digital ICs;intensive computation;logic style;low-power operation;optimum voltage;portable environments;power consumption;scaling strategy;technology optimizations;},
	Month = {Apr},
	Number = {4},
	Pages = {473--484},
	Title = {{Low-power CMOS digital design}},
	Volume = {27},
	Year = {1992},
	Abstract = {Motivated by emerging battery-operated applications that demand intensive computation in portable environments, techniques are investigated which reduce power consumption in CMOS digital circuits while maintaining computational throughput. Techniques for low-power operation are shown which use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations. An architecturally based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations. This optimum is achieved by trading increased silicon area for reduced power consumption},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2NoYW5kcmFrYXNhbjkyLnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJjaGFuZHJha2FzYW45Mi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEr9vBw/gQuQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAw/egOQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2hhbmRyYWthc2FuOTIucGRmAA4AJgASAGMAaABhAG4AZAByAGEAawBhAHMAYQBuADkAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGFuZHJha2FzYW45Mi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.126534}}

@article{seok12,
	Author = {Seok, Mingoo and Kim, Gyouho and Blaauw, D. and Sylvester, D.},
	Date-Added = {2013-01-23 07:06:50 +0800},
	Date-Modified = {2013-02-11 17:05:30 +0800},
	Doi = {10.1109/JSSC.2012.2206683},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS integrated circuits;Power demand;Semiconductor device measurement;Temperature measurement;Threshold voltage;Transistors;Voltage measurement;CMOS integrated circuits;low-power electronics;silicon;transistors;CMOS technology;active mode;biomedical implant;energy efficiency;infrastructure monitoring system;military surveillance unit;portable 2-transistor picowatt temperature-compensated voltage reference;power 2.22 pW;process spread analysis;sensing system;silicon measurement;size 0.13 mum;size 0.18 mum;size 65 nm;standby mode;temperature point digital trimming;ultra-low power system;voltage 0.5 V;2 transistor voltage reference;Low power;process variations;ultra low power;voltage reference;},
	Month = {Oct},
	Number = {10},
	Pages = {2534--2545},
	Printed = {1},
	Title = {{A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V}},
	Volume = {47},
	Year = {2012},
	Abstract = {Sensing systems such as biomedical implants, infrastructure monitoring systems, and military surveillance units are constrained to consume only picowatts to nanowatts in standby and active mode, respectively. This tight power budget places ultra-low power demands on all building blocks in the systems. This work proposes a voltage reference for use in such ultra-low power systems, referred to as the 2T voltage reference, which has been demonstrated in silicon across three CMOS technologies. Prototype chips in 0.13-µm show a temperature coefficient of 16.9 ppm/°C (best) and line sensitivity of 0.033\%/V, while consuming 2.22 pW in 1350~µm2. The lowest functional Vdd 0.5 V. The proposed design improves energy efficiency by 2 to 3 orders of magnitude while exhibiting better line sensitivity and temperature coefficient in less area, compared to other nanowatt voltage references. For process spread analysis, 49 dies are measured across two runs, showing the design exhibits comparable spreads in TC and output voltage to existing voltage references in the literature. Digital trimming is demonstrated, and assisted one temperature point digital trimming, guided by initial samples with two temperature point trimming, enables TC lt;; 50 ppm/ °C and ±0.35\% output precision across all 25 dies. Ease of technology portability is demonstrated with silicon measurement results in 65 nm, 0.13-µm, and 0.18-µm CMOS technologies.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3Nlb2sxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKc2VvazEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMS6PMyTV0VQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMyS5sUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnNlb2sxMi5wZGYADgAWAAoAcwBlAG8AawAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc2VvazEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2206683}}

@article{lee12b,
	Author = {Lee, Junghyup and Cho, SeongHwan},
	Date-Added = {2013-01-23 07:05:03 +0800},
	Date-Modified = {2013-02-11 16:52:37 +0800},
	Doi = {10.1109/JSSC.2012.2204475},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS integrated circuits;Current measurement;Resistors;System-on-a-chip;Temperature dependence;Temperature measurement;Temperature sensors;CMOS integrated circuits;low-power electronics;resistors;CMOS current reference;compensation voltage;current stability;power 1.4 muW;process-insensitive temperature compensation;resistor;size 0.18 mum;temperature 0 C to 100 C;voltage 1 V;CMOS;current reference;low power;low supply voltage;process-insensitive;temperature compensation;},
	Month = {Oct},
	Number = {10},
	Pages = {2527--2533},
	Printed = {1},
	Title = {{A 1.4-µW 24.9-ppm/°C Current Reference With Process-Insensitive Temperature Compensation in 0.18-µm CMOS}},
	Volume = {47},
	Year = {2012},
	Abstract = {This paper presents a trim-free low-voltage and low-power CMOS current reference which achieves high current stability to temperature variation. In order to achieve process-insensitive temperature compensation, the proposed circuit employs ratio between the process-independent temperature coefficients of resistor and compensation voltage. The proposed current reference is implemented in 0.18-µm CMOS technology and consumes 1.4 µW from a 1-V supply. It achieves temperature coefficient of 24.9 ppm/$\,^{\circ}$C with 0 $\,^{\circ}$C to 100 $\,^{\circ}$C of temperature variation without trimming, which is the lowest among the recently reported CMOS current references.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2xlZTEyYi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbGVlMTJiLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK+qwMyTV0UAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMyS5sUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmxlZTEyYi5wZGYADgAWAAoAbABlAGUAMQAyAGIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbGVlMTJiLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2204475}}

@article{ueno09,
	Author = {Ueno, K. and Hirose, T. and Asai, T. and Amemiya, Y.},
	Date-Added = {2013-01-23 07:04:12 +0800},
	Date-Modified = {2013-02-11 16:52:31 +0800},
	Doi = {10.1109/JSSC.2009.2021922},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;CMOS technology;MOSFET circuits;Power dissipation;Power supplies;Resistors;Standards development;Temperature distribution;Temperature sensors;Threshold voltage;CMOS integrated circuits;MOSFET;large scale integration;MOSFET circuits;low-power CMOS voltage reference;power 0.3 muW;power supply rejection ratio;power-aware LSI;size 0.35 mum;temperature -20 degC to 80 degC;voltage 1.4 V to 3 V;voltage 745 mV;CMOS;die-to-die variation;power-aware LSIs;process variation;subthreshold;ultra-low power;voltage reference;weak inversion;},
	Month = {Jul},
	Number = {7},
	Pages = {2047--2054},
	Title = {{A 300 nW, 15 ppm/°C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs}},
	Volume = {44},
	Year = {2009},
	Abstract = {A low-power CMOS voltage reference was developed using a 0.35 mum standard CMOS process technology. The device consists of MOSFET circuits operated in the subthreshold region and uses no resistors. It generates two voltages having opposite temperature coefficients and adds them to produce an output voltage with a near-zero temperature coefficient. The resulting voltage is equal to the extrapolated threshold voltage of a MOSFET at absolute zero temperature, which was about 745 mV for the MOSFETs we used. The temperature coefficient of the voltage was 7 ppm/degC at best and 15 ppm/degC on average, in a range from - 20 to 80degC. The line sensitivity was 20 ppm/V in a supply voltage range of 1.4-3 V, and the power supply rejection ratio (PSRR) was -45 dB at 100 Hz. The power dissipation was 0.3 muW at 80degC. The chip area was 0.05 mm2 . Our device would be suitable for use in subthreshold-operated, power-aware LSIs.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3Vlbm8wOS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKdWVubzA5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK+phsZrxmkAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMZrVekAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnVlbm8wOS5wZGYADgAWAAoAdQBlAG4AbwAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdWVubzA5LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2009.2021922}}

@article{andreou12,
	Author = {Andreou, C.M. and Koudounas, S. and Georgiou, J.},
	Date-Added = {2013-01-23 07:03:19 +0800},
	Date-Modified = {2013-02-11 17:03:59 +0800},
	Doi = {10.1109/JSSC.2011.2173267},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Photonic band gap;Resistors;Temperature dependence;Temperature distribution;Temperature measurement;Transistors;Voltage measurement;CMOS integrated circuits;operational amplifiers;reference circuits;resistors;CTAT current;improved curvature compensation method;innovative CMOS bandgap reference generator topology;line regulation performance;poly-silicon resistors;second op-amp;size 0.35 mum;temperature -15 degC to 150 degC;temperature 165 degC;temperature 200 degC;temperature 293 K to 298 K;temperature coefficients;Bandgap voltage reference;curvature compensation;high order nonlinearity;temperature coefficient;},
	Month = {Feb},
	Number = {2},
	Pages = {574--581},
	Title = {{A Novel Wide-Temperature-Range, 3.9 ppm/°C CMOS Bandgap Reference Circuit}},
	Volume = {47},
	Year = {2012},
	Abstract = {This paper presents an innovative CMOS Bandgap Reference Generator topology that leads to an improved curvature compensation method over a very wide temperature range. The proposed design was implemented in a standard 0.35-µm CMOS process. The compensation is performed by using only poly-silicon resistors. This is achieved by using a second Op-amp that generates a CTAT current, which is subsequently used to enhance the curvature compensation method. The performance of the circuit was verified experimentally. Measured results have shown temperature coefficients as low as 3.9 ppm/°C over a temperature range of 165°C (-15°C to 150°C) and temperature coefficients as low as 13.7 ppm/°C over an extended temperature range of 200°C (-50°C to 150°C). In addition the circuit demonstrated very good line regulation performance for a broad range of supply voltages. The measured line regulation at room temperature is 0.039\% V.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2FuZHJlb3UxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYW5kcmVvdTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK+pc8tHUvoAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMtG4noAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmFuZHJlb3UxMi5wZGYAAA4AHAANAGEAbgBkAHIAZQBvAHUAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FuZHJlb3UxMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2011.2173267}}

@article{magnelli11,
	Author = {Magnelli, L. and Crupi, F. and Corsonello, P. and Pace, C. and Iannaccone, G.},
	Date-Added = {2013-01-23 07:02:34 +0800},
	Date-Modified = {2013-02-11 17:02:49 +0800},
	Doi = {10.1109/JSSC.2010.2092997},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS analogue integrated circuits;reference circuits;current 5.8 nA;frequency 10 MHz;frequency 30 Hz;mean line sensitivity;power 2.6 nW;power supply rejection ratio;size 0.18 micron;temperature 0 C to 125 C;temperature-compensated subthreshold CMOS;transistor threshold voltage;voltage 0.45 V;voltage 0.45 V to 1.8 V;voltage 257.5 V;voltage reference circuit;CMOS analog design;Voltage reference;subthreshold circuit;temperature compensation;ultra-low power;},
	Month = {Feb},
	Number = {2},
	Pages = {465--474},
	Printed = {1},
	Title = {{A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference}},
	Volume = {46},
	Year = {2011},
	Abstract = {A voltage reference circuit operating with all transistors biased in weak inversion, providing a mean reference voltage of 257.5 mV, has been fabricated in 0.18-µm CMOS technology. The reference voltage can be approximated by the difference of transistor threshold voltages at room temperature. Accurate subthreshold design allows the circuit to work at room temperature with supply voltages down to 0.45 V and an average current consumption of 5.8 nA. Measurements performed over a set of 40 samples showed an average temperature coefficient of 165 ppm/ C with a standard deviation of 100 ppm/°C, in a temperature range from 0 to 125°C. The mean line sensitivity is ≈0.44\%/V, for supply voltages ranging from 0.45 to 1.8 V. The power supply rejection ratio measured at 30 Hz and simulated at 10 MHz is lower than -40 dB and -12 dB, respectively. The active area of the circuit is ≈0.043mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL21hZ25lbGxpMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1Dm1hZ25lbGxpMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASvqTPJZ4c8AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADJZxa8AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptYWduZWxsaTExLnBkZgAOAB4ADgBtAGEAZwBuAGUAbABsAGkAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL21hZ25lbGxpMTEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2010.2092997}}

@inproceedings{devita06,
	Author = {De Vita, G. and Iannaccone, G. and Andreani, P.},
	Booktitle = {VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on},
	Date-Added = {2013-01-21 14:09:07 +0800},
	Date-Modified = {2013-02-11 17:00:59 +0800},
	Doi = {10.1109/VLSIC.2006.1705322},
	Keywords = {CMOS process;CMOS technology;Circuits;Current measurement;Current supplies;Energy consumption;MOSFETs;Temperature dependence;Temperature sensors;Threshold voltage;CMOS digital integrated circuits;carrier mobility;reference circuits;0.35 micron;130 nA;300 nW;80 C;carrier mobility;digital CMOS process;temperature coefficient;temperature dependence;voltage reference;},
	Month = {0-0},
	Pages = {81 -82},
	Rating = {4},
	Read = {1},
	Title = {{A 300 nW, 12 ppm/°C Voltage Reference in a Digital 0.35-µm CMOS Process}},
	Year = {2006},
	Abstract = {A voltage reference has been implemented in a standard 0.35-µm CMOS process. A temperature coefficient of 12 ppm/°C is achieved in virtue of a complete suppression of the temperature dependence of the carrier mobility. The line sensitivity is 0.46\%/V and the maximum supply current, measured at 80°C, is 130 nA. The PSSR at 100 Hz and 10 MHz is -59 dB and -52 dB, respectively},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Rldml0YTA2LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxkZXZpdGEwNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErzn/wUuEGVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAwUsTmQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZGV2aXRhMDYucGRmAA4AGgAMAGQAZQB2AGkAdABhADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9kZXZpdGEwNi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/VLSIC.2006.1705322}}

@inproceedings{devita05,
	Author = {De Vita, G. and Iannaccone, G.},
	Booktitle = {Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005},
	Date-Added = {2013-01-21 12:56:07 +0800},
	Date-Modified = {2013-01-21 15:38:19 +0800},
	Doi = {10.1109/CICC.2005.1568777},
	Keywords = {Batteries;CMOS technology;Circuits;Current supplies;Low voltage;MOS devices;MOSFETs;Temperature dependence;Temperature sensors;Threshold voltage;CMOS integrated circuits;low-power electronics;reference circuits;0 C;0.35 micron;0.45 V;0.75 V;1.5 V;10 MHz;100 Hz;2.4 pA;4.5 V;80 C;AMS;CMOS voltage reference;NMOS transistor;filtering capacitor;gate-source voltage;line sensitivity;power supply rejection;temperature compensated voltage reference generator;ultra-low-power;},
	Month = {Sep},
	Pages = {751--754},
	Rating = {3},
	Read = {1},
	Title = {{An ultra-low-power, temperature compensated voltage reference generator}},
	Year = {2005},
	Abstract = {A CMOS voltage reference, based on the difference between the gate-source voltages of two NMOS transistors, has been realized with AMS 0.35 mum CMOS technology (Vthn equiv 0.45 V and Vthn 0.75 V at 0 degC). The minimum and maximum supply voltages are 1.5 V and 4.3 V, respectively. The supply current at the maximum supply voltage and at 80 degC is 2.4 pA. A temperature coefficient of 25 ppm/degC and a line sensitivity of 1.6 mV/V are achieved. The power supply rejection ratios without any filtering capacitor at 100 Hz and 10 MHz are larger than -74 and -59 dB, respectively. The occupied chip area is 0.08 mm2},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Rldml0YTA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxkZXZpdGEwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErzoYwIB9uVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAwIANOQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZGV2aXRhMDUucGRmAA4AGgAMAGQAZQB2AGkAdABhADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9kZXZpdGEwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2005.1568777}}

@article{leung03,
	Author = {Leung, Ka Nang and Mok, P.K.T.},
	Date-Added = {2013-01-21 12:11:33 +0800},
	Date-Modified = {2013-01-25 08:15:57 +0800},
	Doi = {10.1109/JSSC.2002.806265},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS technology;Capacitors;Circuits;Current supplies;Density measurement;Filtering;Noise measurement;Regulators;Temperature;Threshold voltage; CMOS analogue integrated circuits; low-power electronics; reference circuits; sensitivity analysis; voltage regulators; 0.6 micron; 1.4 V; 9.7 muA; CMOS low-dropout linear regulators; CMOS voltage reference; NMOST; PMOST; gate-source voltages; line regulation; low-power operation; low-voltage operation; power-supply rejection ratio; saturation region operation; temperature coefficient; threshold voltage; weighted difference;},
	Month = {Jan},
	Number = {1},
	Pages = {146--150},
	Rating = {2},
	Read = {1},
	Title = {{A CMOS voltage reference based on weighted $\Delta V_{GS}$ for CMOS low-dropout linear regulators}},
	Volume = {38},
	Year = {2003},
	Abstract = {A CMOS voltage reference, which is based on the weighted difference of the gate-source voltages of an NMOST and a PMOST operating in saturation region, is presented. The voltage reference is designed for CMOS low-dropout linear regulators and has been implemented in a standard 0.6- mu;m CMOS technology (Vthn asymp;|Vthp| asymp;0.9 V at 0 deg;C). The occupied chip area is 0.055 mm2. The minimum supply voltage is 1.4 V, and the maximum supply current is 9.7 mu;A. A typical mean uncalibrated temperature coefficient of 36.9 ppm/ deg;C is achieved, and the typical mean line regulation is plusmn;0.083%/V. The power-supply rejection ratio without any filtering capacitor at 100 Hz and 10 MHz are -47 and -20 dB, respectively. Moreover, the measured noise density with a 100-nF filtering capacitor at 100 Hz is 152 nV/ radic;(Hz) and that at 100 kHz is 1.6 nV/ radic;(Hz).},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xldW5nMDMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xldW5nMDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASvKszATl9jUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADATe7jAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZXVuZzAzLnBkZgAADgAYAAsAbABlAHUAbgBnADAAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXVuZzAzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2002.806265}}

@book{gray10,
	Author = {Gray, Paul R. and Hurst, Paul J. and Lewis, Stepehen H. and Meyer, Robert G.},
	Date-Added = {2013-01-21 11:51:03 +0800},
	Date-Modified = {2013-01-21 11:52:26 +0800},
	Edition = {5th ed},
	Publisher = {{John Wiley \& Sons, Inc.}},
	Title = {{Analysis and Design of Analog Integrated Circuits}},
	Year = {2010}}

@inproceedings{huang08,
	Author = {Huang, Hong-Wei and Hsieh, Chun-Yu and Chen, Ke-Horng and Kuo, Sy-Yen},
	Booktitle = {Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International},
	Date-Added = {2013-01-20 18:22:24 +0800},
	Date-Modified = {2013-01-25 08:13:59 +0800},
	Doi = {10.1109/ISSCC.2008.4523245},
	Keywords = {Analog circuits;Analog-digital conversion;Buffer storage;Diodes;MOSFETs;Operational amplifiers;Switches;Switching circuits;Temperature dependence;Threshold voltage;CMOS integrated circuits;capacitor switching;differential amplifiers;low-power electronics;switched capacitor networks;clock signal;core circuit;current 250 nA;gate-source voltage difference;op-amp offset voltage;switched-capacitor CMOS voltage reference;switched-capacitor difference amplifier;voltage 1 V;},
	Month = {Feb},
	Pages = {438--626},
	Title = {{A 1V 16.9ppm/℃ 250nA Switched-Capacitor CMOS Voltage Reference}},
	Year = {2008},
	Abstract = {We have developed a switched-capacitor CMOS voltage reference (SCVR). The circuit is shown in Fig. 24.3.2 and is composed of a low-power bias circuit [G. De Vita and G. iannacone, 2007], a core circuit and a switched-capacitor difference amplifier that is insensitive to op-amp offset voltage. The clock signals (phi1, phi2, phi2') are non-overlapping to prevent leakage. The core circuit supplies Vgs1 and Vgs2 to the switched-capacitor difference amplifier on phases phi1 and phi2, respectively. The difference amplifier then generates an output, which has a low TC, based on the gate-source voltage difference, AVGS.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2h1YW5nMDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2h1YW5nMDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASuyETF0FTPAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADFz+RPAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpodWFuZzA4LnBkZgAADgAYAAsAaAB1AGEAbgBnADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9odWFuZzA4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL2h1YW5nMDgtc3VwcC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQaHVhbmcwOC1zdXBwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK7Lyc0hzW8AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0hXO8AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmh1YW5nMDgtc3VwcC5wZGYADgAiABAAaAB1AGEAbgBnADAAOAAtAHMAdQBwAHAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvaHVhbmcwOC1zdXBwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2008.4523245}}

@article{bernal12,
	Author = {Valero Bernal, M.R. and Celma, S. and Medrano, N. and Calvo, B.},
	Date-Added = {2013-01-20 18:19:50 +0800},
	Date-Modified = {2013-01-25 08:19:11 +0800},
	Doi = {10.1109/TCSII.2012.2213361},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {CMOS integrated circuits;Computational modeling;Gain;Integrated circuit modeling;MOS devices;Strontium;Transistors;CMOS analogue integrated circuits;differential amplifiers;low-power electronics;operational amplifiers;transistor circuits;CMOS analog integrated circuit;CMOS technology;OpAmp;common-mode rejection ratio;frequency 57 kHz;gain 51 dB;linear output swing;long-life autonomous portable equipment;low-voltage low-power operation;open-loop gain;power 1.2 muW;size 0.18 mum;subthreshold region;transistor;ultralow-power low-voltage class-AB fully differential operational amplifier;unity-gain frequency;voltage 0.8 V;voltage 750 mV;CMOS analog integrated circuits;low-power design;operational amplifiers (OpAmps);},
	Month = {Oct},
	Number = {10},
	Pages = {643--647},
	Printed = {1},
	Title = {{An Ultralow-Power Low-Voltage Class-AB Fully Differential OpAmp for Long-Life Autonomous Portable Equipment}},
	Volume = {59},
	Year = {2012},
	Abstract = {This brief presents an ultralow-power class-AB operational amplifier (OpAmp) designed in a low-cost 0.18- #x03BC;m CMOS technology. The proposed circuit uses transistors biased in the subthreshold region for low-voltage low-power operation. For a 0.8-V single supply, this OpAmp has 51-dB open-loop gain, 57-kHz unity-gain frequency, 60 #x00B0; phase margin, and 65-dB common-mode rejection ratio for 8-pF loads with a power consumption of only 1.2 #x03BC;W. Experimental results illustrate performances such as a 0.14-V/ #x03BC;s slew rate and a 750-mV linear output swing, demonstrating its correct functionality.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Jlcm5hbDEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxiZXJuYWwxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErty7zSHbHVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzSFqnQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YmVybmFsMTIucGRmAA4AGgAMAGIAZQByAG4AYQBsADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9iZXJuYWwxMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2012.2213361}}

@article{mitra11,
	Author = {Mitra, S. and Brelsford, K. and Kim, Young Moon and Lee, Hsiao-Heng Kelin and Li, Yanjing},
	Date-Added = {2013-01-20 18:06:22 +0800},
	Date-Modified = {2013-01-20 18:06:31 +0800},
	Doi = {10.1109/JETCAS.2011.2135630},
	Issn = {2156-3357},
	Journal = {Emerging and Selected Topics in Circuits and Systems, IEEE Journal on},
	Keywords = {CMOS integrated circuits;Hardware;Layout;Resilience;Robustness;Transistors;CMOS integrated circuits;integrated circuit design;integrated circuit reliability;integrated circuit testing;CMOS reliability;abstraction layer;circuit failure prediction;electronic system;hardware reliability failure;online diagnostic;online self-testing;robust system design;silicon technology;soft error resilience;transistors;Built-In Soft Error Resilience (BISER);Concurrent Autonomous chip self-test and diagnostics using Stored test Patterns (CASP);Layout design through Error-Aware transistor Positioning (LEAP);circuit failure prediction;diagnostics;on-line self-test reliability;resilience;robust system;soft error;},
	Month = {Mar},
	Number = {1},
	Pages = {30--41},
	Title = {{Robust System Design to Overcome CMOS Reliability Challenges}},
	Volume = {1},
	Year = {2011},
	Abstract = {Today's mainstream electronic systems typically assume that transistors and interconnects operate correctly over their useful lifetime. With enormous complexity and significantly increased vulnerability to failures compared to the past, future system designs cannot rely on such assumptions. For coming generations of silicon technologies, several causes of hardware reliability failures, largely benign in the past, are becoming significant at the system level. Robust system design is essential to ensure that future systems perform correctly despite rising complexity and increasing disturbances. This paper describes three techniques that can enable a sea change in robust system design through cost-effective tolerance and prediction of failures in hardware during system operation: 1) efficient soft error resilience; 2) circuit failure prediction; and 3) effective on-line self-test and diagnostics. The need for global optimization across multiple abstraction layers is also demonstrated.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL21pdHJhMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C21pdHJhMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASu7h7KAH4bAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADKAA2bAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptaXRyYTExLnBkZgAADgAYAAsAbQBpAHQAcgBhADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9taXRyYTExLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JETCAS.2011.2135630}}

@article{kose12,
	Author = {Kose, S. and Friedman, E.G.},
	Date-Added = {2013-01-20 18:03:51 +0800},
	Date-Modified = {2013-01-20 18:03:59 +0800},
	Doi = {10.1109/JETCAS.2012.2226378},
	Issn = {2156-3357},
	Journal = {Emerging and Selected Topics in Circuits and Systems, IEEE Journal on},
	Keywords = {Capacitors;Integrated circuits;Nanoelectronics;Power distribution;Power supplies;System-on-a-chip;Voltage control;capacitors;facility location;optimisation;power supplies to apparatus;power supply circuits;voltage regulators;decoupling capacitors;distributed on-chip power delivery;facility location problems;integrated circuits;on-chip power supply;optimization algorithm;power delivery system;power noise;response time;ultra small on-chip voltage regulator;Distributed power delivery;heterogeneous integrated circuit (IC);on-chip decoupling capacitor;point-of-load power supply;},
	Month = {Dec},
	Number = {4},
	Pages = {704--713},
	Title = {Distributed On-Chip Power Delivery},
	Volume = {2},
	Year = {2012},
	Abstract = {The performance of an integrated circuit depends strongly upon the power delivery system. With the introduction of ultra-small on-chip voltage regulators, novel design methodologies are needed to simultaneously determine the location of the on-chip power supplies and decoupling capacitors. In this paper, a unified design methodology is proposed to determine the optimal location of the power supplies and decoupling capacitors in high performance integrated circuits. Optimization algorithms widely used for facility location problems are applied in the proposed methodology. The effect of the number and location of the power supplies and decoupling capacitors on the power noise and response time is discussed.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2tvc2UxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKa29zZTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK7szMzwHtcAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzvrlcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmtvc2UxMi5wZGYADgAWAAoAawBvAHMAZQAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva29zZTEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JETCAS.2012.2226378}}

@inproceedings{devita07b,
	Author = {De Vita, G. and Iannaccone, G.},
	Booktitle = {Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
	Date-Added = {2013-01-20 17:59:00 +0800},
	Date-Modified = {2013-02-11 16:54:09 +0800},
	Doi = {10.1109/ISCAS.2007.378790},
	Keywords = {Batteries;CMOS process;Circuits and systems;Current supplies;Low voltage;MOSFETs;Resistors;Telecommunication standards;Temperature distribution;Temperature sensors;CMOS integrated circuits;reference circuits;0 to 80 C;0.35 micron;1.3 V;109 nW;36 nA;CMOS current reference circuit;CMOS process;MOS transistor;current defining element;},
	Month = {May},
	Pages = {3804--3807},
	Printed = {1},
	Read = {0},
	Title = {{A 109 nW, 44 ppm/°C CMOS Current Reference with Low Sensitivity to Process Variations}},
	Year = {2007},
	Abstract = {We present the design of a circuit, implemented in a standard 0.35-µm CMOS process, that provides a bias current practically independent of temperature and process variations. Experimental results show that the proposed circuit provides a reference current with a temperature coefficient of 44 ppm/°C over a range from 0 to 80 degC. The reference current is generated by exploiting a MOS transistor as current defining element, instead of a resistor, allowing us to achieve a relative standard deviation due to process variations of 2\% . The minimum supply voltage is 1.3 V and the minimum supply current is 36 nA. The line sensitivity is 569 ppm/V. The chip area is 0.035 mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2Rldml0YTA3Yi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNZGV2aXRhMDdiLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK7NOMKgnUUAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMKgLMUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmRldml0YTA3Yi5wZGYAAA4AHAANAGQAZQB2AGkAdABhADAANwBiAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2Rldml0YTA3Yi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2007.378790}}

@article{gosset11,
	Author = {Gosset, G. and Flandre, D.},
	Date-Added = {2013-01-20 17:06:56 +0800},
	Date-Modified = {2013-01-25 08:18:29 +0800},
	Doi = {10.1109/JETCAS.2011.2158357},
	Issn = {2156-3357},
	Journal = {Emerging and Selected Topics in Circuits and Systems, IEEE Journal on},
	Keywords = {CMOS integrated circuits;Capacitance;Capacitors;Design methodology;Mathematical model;Schottky diodes;Threshold voltage;AC-DC power convertors;CMOS integrated circuits;energy conservation;integrated circuit design;low-power electronics;semiconductor diodes;silicon-on-insulator;solid-state rectifiers;AC-DC rectifiers;MOS diodes;backgate voltages;energy-efficient CMOS voltage rectifiers;frequency 13.56 MHz;fully-automated design methodology;load currents;multiple-threshold voltage SOI CMOS technology;parasitic capacitances;portable design methodology;size 1 mum;ultralow power applications;AC #x2013;DC converter;Rectifier;design methodology;energy scavenging;radio frequency identification (RFID);sensor network;voltage multiplier;},
	Month = {Jun},
	Number = {2},
	Pages = {141--149},
	Printed = {1},
	Title = {{Fully-Automated and Portable Design Methodology for Optimal Sizing of Energy-Efficient CMOS Voltage Rectifiers}},
	Volume = {1},
	Year = {2011},
	Abstract = {This paper presents a specific, fully-automated and portable design methodology used to optimize implementations of AC-DC rectifiers using MOS diodes. Output voltage and efficiency are theoretically analyzed taking into account influences of devices DC and AC characteristics, input signal voltages and frequencies as well as load currents, temperatures, backgate voltages and even capacitors and diodes parasitic capacitances. An experimental voltage multiplier is designed in a 1 #x03BC;m multiple-threshold voltage SOI CMOS technology for ultra low power applications at 13.56 MHz .},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2dvc3NldDExLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxnb3NzZXQxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErvgWynMHZVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAynKW5QAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z29zc2V0MTEucGRmAA4AGgAMAGcAbwBzAHMAZQB0ADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9nb3NzZXQxMS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JETCAS.2011.2158357}}

@article{devita07,
	Author = {De Vita, G. and Iannaccone, G.},
	Date-Added = {2013-01-20 16:24:47 +0800},
	Date-Modified = {2013-02-11 16:52:06 +0800},
	Doi = {10.1109/JSSC.2007.899077},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;CMOS technology;Circuits;DC generators;Low voltage;MOSFETs;Photonic band gap;Power generation;Temperature dependence;Threshold voltage;CMOS integrated circuits;compensation;low-power electronics;nanoelectronics;reference circuits;AMS CMOS process;channel length modulation effect;current 70 nA;nanopower voltage reference generator;power supply rejection ratio;temperature 80 C;temperature coefficient;temperature compensation;voltage 0.9 V to 4 V;CMOS voltage reference;low power;temperature compensation;},
	Month = {Jul},
	Number = {7},
	Pages = {1536--1542},
	Printed = {1},
	Rating = {5},
	Read = {1},
	Title = {{A Sub-1-V, 10 ppm/°C, Nanopower Voltage Reference Generator}},
	Volume = {42},
	Year = {2007},
	Abstract = {An extreme low power voltage reference generator operating with a supply voltage ranging from 0.9 to 4 V has been implemented in AMS 0.35-µm CMOS process. The maximum supply current measured at the maximum supply voltage and at 80degC is 70 nA. A temperature coefficient of 10 ppm/degC is achieved as the combined effect of 1) a perfect suppression of the temperature dependence of mobility; 2) the compensation of the channel length modulation effect on the temperature coefficient; and 3) the absence of the body effect. The power supply rejection ratio without any filtering capacitor at 100 Hz and 10 MHz is lower than -53 and -42 dB, respectively. The occupied chip area is 0.045 mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Rldml0YTA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxkZXZpdGEwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEw/aTw2JlQFBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAw2H0wAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZGV2aXRhMDcucGRmAA4AGgAMAGQAZQB2AGkAdABhADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9kZXZpdGEwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2007.899077}}

@article{bayma12,
	Author = {Bayma, R.S. and Lang, Z.Q.},
	Date-Added = {2013-01-20 13:42:56 +0800},
	Date-Modified = {2013-01-20 13:43:08 +0800},
	Doi = {10.1109/TCSI.2012.2206454},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {Frequency response;Mathematical model;Nonlinear systems;Polynomials;Transforms;Volterra series;frequency response;nonlinear differential equations;nonlinear systems;polynomials;Diophantine equations;GFRF;Volterra series approach;computation effort reduction;generalised frequency response functions;nonlinear difference equation model;nonlinear systems analysis;numerical procedure;Nonlinear systems;Volterra series approach;generalised frequency response functions;},
	Month = {Dec},
	Number = {12},
	Pages = {3005--3014},
	Title = {{A New Method for Determining the Generalised Frequency Response Functions of Nonlinear Systems}},
	Volume = {59},
	Year = {2012},
	Abstract = {The Generalised Frequency Response Functions (GFRFs) are important tools for the analysis of nonlinear systems based on the Volterra series approach. A new algorithm for extracting the GFRFs from a nonlinear difference equation model is proposed in this paper. The advantage of the new method over available techniques is that the new method determines the GFRFs using a numerical procedure based on the solution to Diophantine equations. This allows a considerable reduction of computation efforts.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2JheW1hMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2JheW1hMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASurFDM+PE4AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM+IC4AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpiYXltYTEyLnBkZgAADgAYAAsAYgBhAHkAbQBhADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9iYXltYTEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2012.2206454}}

@article{castro-nunez12,
	Author = {Castro-Nunez, M. and Castro-Puche, R.},
	Date-Added = {2013-01-20 13:39:19 +0800},
	Date-Modified = {2013-01-20 13:39:29 +0800},
	Doi = {10.1109/TCSI.2012.2206471},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {Compensators;Frequency domain analysis;Harmonic analysis;Reactive power;IEEE standards;algebra;frequency-domain analysis;geometry;reactive power;CPC power theory;Euclidian N-dimensional space;IEEE standard 1459;circuit analysis technique;current physical components power theory;frequency-domain analysis;fundamental reactive power quantity;geometric algebra;linear loads;nonsinusoidal circuits;nonsinusoidal sources;reactive current;supply current reduction;total nonactive power;Compensator design;harmonics;power factor;reactive and apparent power;},
	Month = {Dec},
	Number = {12},
	Pages = {2980--2990},
	Title = {The IEEE Standard 1459, the CPC Power Theory, and Geometric Algebra in Circuits With Nonsinusoidal Sources and Linear Loads},
	Volume = {59},
	Year = {2012},
	Abstract = {An alternative circuit analysis technique and its associated power theory is compared to the IEEE Standard 1459 and the current's physical components power theory. The comparison shows that elimination of the fundamental reactive power quantity Q1 as defined by the Standard does not ensure supply current reduction. In contrast elimination of the reactive current as defined by the CPC power theory ensures supply current reduction. However, the balance principle of the reactive power cannot be applied to the CPC power theory as the definition of the reactive power is not a signed quantity. The alternative method which uses geometric algebra instead of complex numbers, multivectors in place of phasors and the Euclidian N-dimensional space instead of the frequency domain succeeds in defining a decomposition that accounts for the total nonactive power, and also satisfies conservation. The alternative circuit analysis technique allows viewing the flow of currents and energy/powers in the circuits under examination. Additionally, the paper provides 4 reasons why the present definition of apparent power defined as the product of the magnitude of current and voltage is unsuitable for nonsinusoidal circuits in the GN domain.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2Nhc3Ryby1udW5lejEyLnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJjYXN0cm8tbnVuZXoxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErqrzzPjxOQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzPiAuQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2FzdHJvLW51bmV6MTIucGRmAA4AJgASAGMAYQBzAHQAcgBvAC0AbgB1AG4AZQB6ADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jYXN0cm8tbnVuZXoxMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2012.2206471}}

@article{alzaher12,
	Author = {Alzaher, H. and Alees, O. and Tasadduq, N.},
	Date-Added = {2013-01-20 13:15:09 +0800},
	Date-Modified = {2013-01-20 13:15:17 +0800},
	Doi = {10.1049/iet-cds.2012.0086},
	Issn = {1751-858X},
	Journal = {Circuits, Devices Systems, IET},
	Keywords = {CMOS analogue integrated circuits;active filters;amplifiers;current-mode circuits;gain control;integrating circuits;low-power electronics;programmable circuits;CMOS process;current mode two integrator loop filter;electronically controllable gain;filter design;low power solution;multioutput current amplifier;programmable multigain current amplifier;size 0.18 mum;},
	Month = {Nov},
	Number = {6},
	Pages = {421--428},
	Title = {Programmable multi-gain current amplifier},
	Volume = {6},
	Year = {2012},
	Abstract = {A novel multi-output current amplifier exhibiting independent electronically controllable gains is proposed. The new device provides a cost-efficient and low-power solution to filter designs. While multi-output devices are often employed to reduce active components within the filters, the proposed device conserves the independent tuning characteristics. Current-mode two-integrator-loop filter topologies are considered as the demonstrating examples. The experimental results obtained from a 0.18 m complementary metal oxide semiconductor (CMOS) process are provided.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2FsemFoZXIxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYWx6YWhlcjEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK6lY80hnkgAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0hLcgAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmFsemFoZXIxMi5wZGYAAA4AHAANAGEAbAB6AGEAaABlAHIAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FsemFoZXIxMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/iet-cds.2012.0086}}

@article{scandurra12,
	Author = {Scandurra, G. and Cannatà, G. and Ciofi, C.},
	Date-Added = {2013-01-20 11:48:21 +0800},
	Date-Modified = {2013-02-12 02:42:19 +0800},
	Doi = {10.1049/iet-cds.2012.0140},
	Issn = {1751-858X},
	Journal = {Circuits, Devices Systems, IET},
	Keywords = {diodes;phase shifters;rectifying circuits;diode-based rectifiers;full-wave rectifiers;phase shifter;sinusoidal signals;square root extractor;trigonometric Pythagorean identity;wide bandwidth Pythagorean rectifier;},
	Month = {Nov},
	Number = {6},
	Pages = {386--396},
	Rating = {5},
	Title = {Wide bandwidth pythagorean rectifier},
	Volume = {6},
	Year = {2012},
	Abstract = {It has recently been proposed by a few authors that the trigonometric Pythagorean identity can be used for the implementation of precision full-wave rectifiers for sinusoidal signals with advantages with respect to diode-based rectifiers for amplitudes in the hundreds of mV range. The approaches proposed so far require a 900 phase shifter and this results in the obvious limitation that the input signal frequency must be known prior to amplitude measurement. In this study, the authors propose a new precision full-wave rectifier, capable of overcoming this limitation. Starting from the sinusoidal input, a squared co-sinusoidal signal is obtained in a wide frequency range by multiplying the output signals of an integrator and of a differentiator. The signal thus obtained is added to the input signal squared, and a square root extractor is employed for obtaining a DC signal proportional to the amplitude of the input signal. A prototype capable of operating within a two decades frequency range across 3200 Hz has been realised and tested with an accuracy better than 2\% and a residual ripple of less than 0.3\% for input amplitudes larger than 100 mV. A configuration capable of operating in the MHz frequency range is also proposed.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL3NjYW5kdXJyYTEyLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9zY2FuZHVycmExMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAErn38zSGKHgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzSEZngAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2NhbmR1cnJhMTIucGRmAAAOACAADwBzAGMAYQBuAGQAdQByAHIAYQAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc2NhbmR1cnJhMTIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/iet-cds.2012.0140}}

@article{karalis08,
	Author = {Karalis, Aristeidis and Joannopoulos, J.D. and Soljačić, Marin},
	Date-Added = {2013-01-19 20:27:54 +0800},
	Date-Modified = {2013-01-19 20:28:09 +0800},
	Doi = {10.1016/j.aop.2007.04.017},
	Issn = {0003-4916},
	Journal = {Annals of Physics},
	Keywords = {Strong coupling},
	Note = {<ce:title>January Special Issue 2008</ce:title>},
	Number = {1},
	Pages = {34--48},
	Title = {Efficient wireless non-radiative mid-range energy transfer},
	Url = {http://www.sciencedirect.com/science/article/pii/S0003491607000619},
	Volume = {323},
	Year = {2008},
	Abstract = {We investigate whether, and to what extent, the physical phenomenon of long-lifetime resonant electromagnetic states with localized slowly-evanescent field patterns can be used to transfer energy efficiently over non-negligible distances, even in the presence of extraneous environmental objects. Via detailed theoretical and numerical analyses of typical real-world model-situations and realistic material parameters, we establish that such a non-radiative scheme can lead to ``strong coupling'' between two medium-range distant such states and thus could indeed be practical for efficient medium-range wireless energy transfer.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2thcmFsaXMwOC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNa2FyYWxpczA4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKhd/c0KoJcAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0KMBcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmthcmFsaXMwOC5wZGYAAA4AHAANAGsAYQByAGEAbABpAHMAMAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2thcmFsaXMwOC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/S0003491607000619},
	Bdsk-Url-2 = {http://dx.doi.org/10.1016/j.aop.2007.04.017}}

@inproceedings{takahashi11,
	Author = {Takahashi, S. and Yoshida, N. and Maruhashi, K. and Fukaishi, M.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International},
	Date-Added = {2013-01-12 03:00:57 +0800},
	Date-Modified = {2013-03-24 22:20:04 +0800},
	Doi = {10.1109/ISSCC.2011.5746292},
	Issn = {0193-6530},
	Keywords = {Current measurement;Home appliances;Medical services;Power supplies;Radio frequency;Real time systems;Sensors;building management systems;energy harvesting;energy management systems;power convertors;power distribution;smart power grids;AC power line;EMS;TDC;TX-integrated battery-free real-time current-waveform sensor;asymmetrical power consumption;energy infrastructure;half-cycle time-to-digital converter;home-building energy-management system;multioutput-tap level;plugless energy harvesting;power 1 mW;power-distribution-board level;smart grid;},
	Month = {Feb},
	Pages = {220--222},
	Title = {{Real-time current-waveform sensor with plugless energy harvesting from AC power lines for home / building energy-management systems}},
	Year = {2011},
	Abstract = {Home/building energy-management systems (EMSs) driven by information technology are expected to be key to the achievement of an upgraded energy infrastructure, such as Smart Grid. While EMS may offer monitoring, reporting, and control of energy usage, these functions simply track intermittently the energy consumption and operational states of certain appliances and equipments. Further, since their sensing devices are not small, they cannot be attached to every appliance or piece of equipment. Some EMSs gather information, rather, at the power-distribution-board level or the multi-output-tap level. We report here a TX-integrated battery-free real-time current-waveform sensor. It is small enough to be attached to any piece of equipment for continuous power-consumption monitoring. Its key features are : 1) plugless energy harvesting (EH) from AC power lines, 2) real-time sensing and transmitting that use a half-cycle time-to-digital converter (TDC) to detect detailed information on current-wave forms with the precise time-resolution, and 3) asymmetrical power consumption, which helps to achieve high-power RF transmission with a limited EH power supply. Our sensor provides the 1mW power supply from an EH unit, as well as the -5.5dBm RF output power at the 50kS/s sampling with a 1mW EH power supply. We also demonstrate transmission of sensed current-waveform information of several appliances such as a hair dryer, a TV, a notebook PC.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL3Rha2FoYXNoaTExLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ90YWthaGFzaGkxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEyfSgycOuyVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAycM+SQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dGFrYWhhc2hpMTEucGRmAAAOACAADwB0AGEAawBhAGgAYQBzAGgAaQAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdGFrYWhhc2hpMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2011.5746292}}

@inproceedings{sun09,
	Author = {Sun, Xuening and Nuzzo, P. and Wu, Chang-Ching and Sangiovanni-Vincentelli, A.},
	Booktitle = {Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE},
	Date-Added = {2013-01-09 14:51:54 +0800},
	Date-Modified = {2013-01-09 14:52:06 +0800},
	Issn = {0738-100X},
	Keywords = {Analog circuits;Circuit optimization;Contracts;Design methodology;Dynamic range;Libraries;Process design;System performance;System-level design;Time to market;analogue circuits;analog circuit;contract-based system-level composition;correct-by-construction system-level composition;UWB;analog;assume-guarantee;composition;contract;integration;platform;platform-based design;radio-frequency;system;},
	Month = {Jul},
	Pages = {605--610},
	Title = {Contract-based system-level composition of analog circuits},
	Year = {2009},
	Abstract = {Efficient system-level design is increasingly relying on hierarchical design-space exploration, as well as compositional methods, to shorten time-to-market, leverage design re-use, and achieve optimal performances. However, in analog electronic systems, circuit behaviors are so tightly dependent on their interface conditions that accurate system performance estimations based on characterizations of individual stand-alone circuits is a hard task. Since there is no general solution to this problem, analog system integration has traditionally used ad-hoc solutions heavily dependent on designers' experience. In this paper, we build upon the analog platform-based design methodology by exploiting contracts to enforce correct-by-construction system-level composition. Contracts intuitively capture the thought process of a designer, who aims at guaranteeing circuit performance only under specific assumptions (e.g. loading and dynamic range) on the interface properties. Our approach allows automatic detection and composition of compatible components in a given library. We apply our methodology to an ultra-wide band receiver front-end to show that contracts allow pre-designed IP components to be smoothly integrated and design decisions to be reliably made at a higher abstraction level, both key factors to improve designer productivity.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL3N1bjA5LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlzdW4wOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEqiaAzRM1ggAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzRLFAgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c3VuMDkucGRmAAAOABQACQBzAHUAbgAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc3VuMDkucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=}}

@article{nuzzo12,
	Author = {Nuzzo, P. and Sangiovanni-Vincentelli, A. and Sun, Xuening and Puggelli, A.},
	Date-Added = {2013-01-09 14:50:03 +0800},
	Date-Modified = {2013-01-09 14:50:14 +0800},
	Doi = {10.1109/JSEN.2012.2211098},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {Analog circuits;Computational modeling;Contracts;Integrated circuit modeling;Libraries;Mathematical model;Optimization;analogue integrated circuits;automotive electronics;integrated circuit design;mixed analogue-digital integrated circuits;performance evaluation;radio receivers;road safety;software architecture;tyres;ultra wideband communication;wireless sensor networks;active safety applications;analog circuit behaviors;analog contracts;analog integrated interface design;composition rules;compositional methods;design-independent interfaces;horizontal contracts;intelligent tire system;library elements;model-based design;model-based development;on-vehicle wireless sensor network;platform-based design methodology;reliable abstractions;reliable system performance estimation;ultra-wide band receiver design;vertical contracts;Analog and mixed-signal design;automotive sensor interfaces;contract-based design;integrated sensor interface modeling;platform-based design;ultrawideband;},
	Month = {Dec},
	Number = {12},
	Pages = {3329--3345},
	Title = {Methodology for the Design of Analog Integrated Interfaces Using Contracts},
	Volume = {12},
	Year = {2012},
	Abstract = {The design of complex analog interfaces would largely benefit from model-based development and compositional methods to improve the quality of its final result. However, analog circuit behaviors are so tightly intertwined with their environment that: 1) abstractions needed for model-based design are often not accurate, thus making it difficult to achieve reliable system performance estimations, and 2) generic, design-independent interfaces that are needed to develop compositional techniques are very difficult to define. In this paper, we propose a platform-based design methodology that uses analog contracts to develop reliable abstractions and design-independent interfaces. A contract explicitly handles pairs of properties, representing the assumptions on the environment and the promises of a component under these assumptions. Horizontal contracts encode composition rules that constrain how library elements should be #x201C;legally #x201D; used. Vertical contracts define under which conditions an aggregation of components satisfies the requirements posed at a higher level of abstraction. If both sets of contracts are satisfied, we can produce implementations by composition and refinement that are correct by construction. We demonstrate the effectiveness of this approach on the design of an ultra-wide band receiver used in an Intelligent Tire system, an on-vehicle wireless sensor network for active safety applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL251enpvMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C251enpvMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASqJrHNEzX1AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNEsV1AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpudXp6bzEyLnBkZgAADgAYAAsAbgB1AHoAegBvADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9udXp6bzEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2012.2211098}}

@article{han98,
	Author = {Han, Gunhee and Sanchez-Sinencio, E.},
	Date-Added = {2012-12-27 10:27:44 +0800},
	Date-Modified = {2012-12-27 10:27:56 +0800},
	Doi = {10.1109/82.746667},
	Issn = {1057-7130},
	Journal = {Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
	Keywords = {Bipolar transistor circuits;Circuit synthesis;Communication systems;Computer networks;Filters;Modulation coding;Neural networks;Signal processing;Transconductance;Tutorial;CMOS analogue integrated circuits;analogue multipliers;integrated circuit design;low-power electronics;CMOS chip prototype;CMOS transconductance multipliers;LV design;analog signal processing;computational building block;low-power circuit design;low-voltage circuit design;multiplier architectures;programming element;real time analog multiplication;},
	Month = {Dec},
	Number = {12},
	Pages = {1550-1563},
	Title = {{CMOS transconductance multipliers: a tutorial}},
	Volume = {45},
	Year = {1998},
	Abstract = {Real time analog multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is used not only as a computational building block but also as a programming element in systems such as filters, neural networks, and as mixers and modulators in a communication system. Although high performance bipolar junction transistor multipliers have been available for some time, the CMOS multiplier implementation is still a challenging subject especially for low-voltage and low-power circuit design. Despite the large number of papers proposing new CMOS multiplier structures, they can be roughly grouped into a few categories. This tutorial provides a complete survey of CMOS multipliers, presents a unified generation of multiplier architectures, and proposes the most recommended MOS multiplier structure. This tutorial could serve as a starting reference point (and metric) for comparison of new CMOS multiplier circuit configurations. An illustrative CMOS chip prototype verifying theoretical results is presented},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2hhbjk4LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQloYW45OC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEvy1AzVZFjQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzVXVDQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aGFuOTgucGRmAAAOABQACQBoAGEAbgA5ADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvaGFuOTgucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/82.746667}}

@article{rajput02,
	Author = {Rajput, S.S. and Jamuar, S.S.},
	Date-Added = {2012-12-27 10:17:31 +0800},
	Date-Modified = {2012-12-27 10:17:53 +0800},
	Doi = {10.1109/MCAS.2002.999703},
	Issn = {1531-636X},
	Journal = {Circuits and Systems Magazine, IEEE},
	Keywords = {Analog circuits;Batteries;Circuit optimization;Degradation;Low voltage;MOSFETs;Photovoltaic cells;Power dissipation;Signal design;Signal processing;CMOS analogue integrated circuits;integrated circuit design;low-power electronics;CMOS design;LV analog circuit design techniques;bulk-driven MOSFETs;floating gate MOSFETs;level shifter approach;low voltage analog circuit;self-cascode approach;sub-threshold circuits;},
	Number = {1},
	Pages = {24--42},
	Title = {{Low voltage analog circuit design techniques}},
	Volume = {2},
	Year = {2002},
	Abstract = {Analog signal processing is fast and can address real world problems. The applications of battery powered analog and mixed mode electronic devices require designing analog circuits to operate at low voltage levels. In this paper, some of the issues facing analog designers in implementing low voltage circuits are discussed, and possible low voltage design techniques are examined. The authors describe briefly almost all low voltage design techniques suitable for analog circuit structures along with their merits and demerits},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JhanB1dDAyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyYWpwdXQwMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEvy9GzVZHLAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzVXWrAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cmFqcHV0MDIucGRmAA4AGgAMAHIAYQBqAHAAdQB0ADAAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yYWpwdXQwMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MCAS.2002.999703}}

@article{silveira96,
	Author = {Silveira, F. and Flandre, D. and Jespers, P.G.A.},
	Date-Added = {2012-12-22 19:45:41 +0800},
	Date-Modified = {2012-12-22 19:45:45 +0800},
	Doi = {10.1109/4.535416},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Analog circuits;Analytical models;CMOS analog integrated circuits;Circuit synthesis;Design methodology;Energy consumption;MOSFETs;Operational amplifiers;Silicon on insulator technology;Transconductance;CMOS analogue integrated circuits;differential amplifiers;integrated circuit design;operational amplifiers;silicon-on-insulator;CMOS analog circuits;MOS transistor;SOI micropower OTA;Si;design methodology;gm/ID based methodology;low power circuits;operational transconductance amplifier;transconductance;},
	Month = {sep},
	Number = {9},
	Pages = {1314 -1319},
	Title = {A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA},
	Volume = {31},
	Year = {1996},
	Abstract = {A new design methodology based on a unified treatment of all the regions of operation of the MOS transistor is proposed. It is intended for the design of CMOS analog circuits and especially suited for low power circuits where the moderate inversion region often is used because it provides a good compromise between speed and power consumption. The synthesis procedure is based on the relation between the ratio of the transconductance over DC drain current gm/ID and the normalized current ID/(W/L). The gm/ID indeed is a universal characteristic of all the transistors belonging to a same process. It may be derived from experimental measurements and fitted with simple analytical models. The method was applied successfully to the design of a silicon-on-insulator (SOI) micropower operational transconductance amplifier (OTA)},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3NpbHZlaXJhOTYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnNpbHZlaXJhOTYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASiDJXMngNLUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMnZLLAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaWx2ZWlyYTk2LnBkZgAOAB4ADgBzAGkAbAB2AGUAaQByAGEAOQA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3NpbHZlaXJhOTYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.535416}}

@article{kosonen10,
	Author = {Kosonen, A. and Ahola, J.},
	Date-Added = {2012-12-18 13:57:23 +0800},
	Date-Modified = {2012-12-18 13:57:34 +0800},
	Doi = {10.1109/TPWRD.2010.2041374},
	Issn = {0885-8977},
	Journal = {Power Delivery, IEEE Transactions on},
	Keywords = {data transmission;energy harvesting;inverter-fed electric motor;motor cable;motor-phase conductor;power-line communication;carrier transmission on power lines;current transformers;electric motors;energy harvesting;invertors;variable speed drives;},
	Month = {Oct},
	Number = {4},
	Pages = {2406--2413},
	Title = {{Communication Concept for Sensors at an Inverter-Fed Electric Motor Utilizing Power-Line Communication and Energy Harvesting}},
	Volume = {25},
	Year = {2010},
	Abstract = {In this paper, a novel communication concept for sensors at an inverter-fed electric motor is proposed. The concept utilizes power-line communication and a motor cable in data transmission. The signal used in communication is inductively coupled to the motor cable. The supply power for sensing and communication at the electric motor is harvested from the motor-phase conductor with a current-transformer-based power supply. The proposed concept has numerous advantages, such as no galvanic connection to the motor power circuit, an opportunity to implement the concept afterwards without electrical installation, and reliable and battery-free operation. The operation of the concept is analyzed, simulated, and verified by laboratory measurements.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2tvc29uZW4xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNa29zb25lbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXcDs0DI6IAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CsyIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmtvc29uZW4xMC5wZGYAAA4AHAANAGsAbwBzAG8AbgBlAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2tvc29uZW4xMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPWRD.2010.2041374}}

@inproceedings{moghe12b,
	Author = {Moghe, R. and Iyer, A. and Lambert, F. C. and Divan, D.},
	Booktitle = {Power and Energy Society General Meeting, 2012 IEEE},
	Date-Added = {2012-12-18 13:54:24 +0800},
	Date-Modified = {2012-12-18 13:54:51 +0800},
	Doi = {10.1109/PESGM.2012.6345149},
	Issn = {1944-9925},
	Month = {Jul},
	Pages = {1--8},
	Title = {A robust smart sensor for smart substations},
	Year = {2012},
	Abstract = {A low-cost, self-powered, current and temperature smart wireless sensor that can be used in conjunction with several types of utility assets including bus-bars, transformers, disconnect switches, cables, and conductors promises high value for utilities as they move towards a smarter grid. Such sensors will increase asset utilization and reliability, and help utilities in making proactive decisions via an increased amount of information. This paper extends the concept of universal, low-cost, smart, wireless sensors that can be flexibly used with many assets. Challenges related to optimal design for the energy harvester of the sensor, operation of the sensor under fault conditions, and protection of the sensor from lighting strikes, faults, and EMI/corona noise have been addressed. Based on extensive simulation and experimental study, novel designs for an optimal harvester, a versatile protection circuit, and a robust enclosure for the sensor have been proposed. Furthermore, a conceptual network architecture that uses such sensors in a distributed manner to create a smarter substation has been economically justified.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21vZ2hlMTJiLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtb2doZTEyYi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpd/ezQMi1AAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKyVAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bW9naGUxMmIucGRmAA4AGgAMAG0AbwBnAGgAZQAxADIAYgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tb2doZTEyYi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/PESGM.2012.6345149}}

@article{richelli12,
	Author = {Richelli, A. and Comensoli, S. and Kovacs-Vajna, Z.M.},
	Date-Added = {2012-12-18 12:58:28 +0800},
	Date-Modified = {2013-01-14 11:50:16 +0800},
	Doi = {10.1109/TIE.2011.2167890},
	Issn = {0278-0046},
	Journal = {Industrial Electronics, IEEE Transactions on},
	Keywords = {DC/DC boosting technique;United Microelectronics Corporation;current 220 muA;current integrated circuits;dc/dc conversion;dc/dc converter;low-threshold CMOS process;low-voltage portable devices;power harvesting applications;power management circuit;size 180 nm;supply voltages;ultra low-voltage energy harvesting applications;voltage 1.2 V;voltage 120 mV;CMOS integrated circuits;DC-DC power convertors;energy harvesting;low-power electronics;},
	Month = {Jun},
	Number = {6},
	Pages = {2701--2708},
	Rating = {3},
	Read = {1},
	Title = {{A DC/DC Boosting Technique and Power Management for Ultralow-Voltage Energy Harvesting Applications}},
	Volume = {59},
	Year = {2012},
	Abstract = {With the increasing use of low-voltage portable devices and growing requirements of functionalities embedded into such devices, efficient dc/dc conversion and power management techniques are needed. In this paper, an architecture for boosting extremely low voltages (about 100 mV) to the typical supply voltages of current integrated circuits is presented which is suitable for power harvesting applications too. Starting from a 120-mV supply voltage, the converter reaches an output voltage of 1.2 V, providing an output current of 220 #x03BC;A and exhibiting a maximum power efficiency of about 30%. Along with the dc/dc converter, a power management circuit is presented, which can regulate the output voltage and improve the overall efficiency. A test chip was fabricated using a United Microelectronics Corporation 180-nm low-threshold CMOS process.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3JpY2hlbGxpMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnJpY2hlbGxpMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3BjNAyOcAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArMcAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyaWNoZWxsaTEyLnBkZgAOAB4ADgByAGkAYwBoAGUAbABsAGkAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JpY2hlbGxpMTIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TIE.2011.2167890}}

@article{zargham12,
	Author = {Zargham, M. and Gulak, P.G.},
	Date-Added = {2012-12-18 12:57:19 +0800},
	Date-Modified = {2012-12-18 12:57:32 +0800},
	Doi = {10.1109/TBCAS.2011.2174794},
	Issn = {1932-4545},
	Journal = {Biomedical Circuits and Systems, IEEE Transactions on},
	Keywords = {EM simulation software;arbitrary input impedance conditions;biological media;biomedical engineering;closed form analytical solution;coil geometry;maximum achievable efficiency;near-field coupled power-transfer systems;near-field inductive coupling;optimum load;passive power transfer;two-port parameters;wireless power transfer;biomedical engineering;coils;inductive power transmission;power electronics;two-port networks;},
	Month = {Jun},
	Number = {3},
	Pages = {228--245},
	Title = {{Maximum Achievable Efficiency in Near-Field Coupled Power-Transfer Systems}},
	Volume = {6},
	Year = {2012},
	Abstract = {Wireless power transfer is commonly realized by means of near-field inductive coupling and is critical to many existing and emerging applications in biomedical engineering. This paper presents a closed form analytical solution for the optimum load that achieves the maximum possible power efficiency under arbitrary input impedance conditions based on the general two-port parameters of the network. The two-port approach allows one to predict the power transfer efficiency at any frequency, any type of coil geometry and through any type of media surrounding the coils. Moreover, the results are applicable to any form of passive power transfer such as provided by inductive or capacitive coupling. Our results generalize several well-known special cases. The formulation allows the design of an optimized wireless power transfer link through biological media using readily available EM simulation software. The proposed method effectively decouples the design of the inductive coupling two-port from the problem of loading and power amplifier design. Several case studies are provided for typical applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3phcmdoYW0xMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNemFyZ2hhbTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXf2c0DIsYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CskYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnphcmdoYW0xMi5wZGYAAA4AHAANAHoAYQByAGcAaABhAG0AMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3phcmdoYW0xMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TBCAS.2011.2174794}}

@article{richelli09,
	Author = {Richelli, A. and Colalongo, L. and Tonoli, S. and Kovacs-Vajna, Z.M.},
	Date-Added = {2012-12-18 12:55:55 +0800},
	Date-Modified = {2012-12-18 12:56:04 +0800},
	Doi = {10.1109/TPEL.2009.2013224},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {CMOS process;DC-DC boost converter;United Microelectronics Corp;current integrated circuits;hybrid capacitive architecture;hybrid inductive architecture;input voltage;power harvesting applications;size 180 nm;temperature 5 degC;thermopile;voltage 0.2 V to 1.5 V;CMOS analogue integrated circuits;DC-DC power convertors;power integrated circuits;},
	Month = {Jun},
	Number = {6},
	Pages = {1541--1546},
	Title = {{A 0.2 V DC/DC Boost Converter for Power Harvesting Applications}},
	Volume = {24},
	Year = {2009},
	Abstract = {In this paper, a dc/dc converter is presented that can boost very low voltages to the typical supply voltages of current integrated circuits (1.2 V-1.5 V). The converter is based on a new hybrid inductive and capacitive architecture and it is suitable for power harvesting applications too. The measured prototype can supply 1.2 V by converting an input voltage of 200 mV delivered by a thermopile exposed to a 5degC thermal gradient. A chip was designed and fabricated using a United Microelectronics Corp. (UMC) 180-nm low-threshold CMOS process. Measurements on the chip confirm the validity of the design.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3JpY2hlbGxpMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnJpY2hlbGxpMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3AvNAyOUAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArMUAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyaWNoZWxsaTA5LnBkZgAOAB4ADgByAGkAYwBoAGUAbABsAGkAMAA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JpY2hlbGxpMDkucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2009.2013224}}

@article{hehn12,
	Author = {Hehn, T. and Hagedorn, F. and Maurath, Dominic and Marinkovic, D. and Kuehne, I. and Frey, A. and Manoli, Y.},
	Date-Added = {2012-12-18 12:54:41 +0800},
	Date-Modified = {2012-12-18 13:37:12 +0800},
	Doi = {10.1109/JSSC.2012.2200530},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;SECE technique;buffer capacitor;fully autonomous adaptive pulsed synchronous charge extractor circuit;fully autonomous integrated interface circuit;piezoelectric harvesters;power 5.7 muW;size 0.35 mum;synchronous electric charge extraction;voltage 1.3 V to 20 V;CMOS integrated circuits;buffer circuits;capacitors;energy harvesting;piezoelectric transducers;},
	Month = {Sep},
	Number = {9},
	Pages = {2185--2198},
	Title = {{A Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters}},
	Volume = {47},
	Year = {2012},
	Abstract = {This paper presents a fully autonomous, adaptive pulsed synchronous charge extractor (PSCE) circuit optimized for piezoelectric harvesters (PEHs) which have a wide output voltage range 1.3-20 V. The PSCE chip fabricated in a 0.35 #x03BC;m CMOS process is supplied exclusively by the buffer capacitor where the harvested energy is stored in. Due to the low power consumption, the chip can handle a minimum PEH output power of 5.7 #x03BC;W. The system performs a startup from an uncharged buffer capacitor and operates in the adaptive mode at storage buffer voltages from 1.4 V to 5 V. By reducing the series resistance losses, the implementation of an improved switching technique increases the extracted power by up to 20% compared to the formerly presented Synchronous Electric Charge Extraction (SECE) technique and enables the chip efficiency to reach values of up to 85%. Compared to a low-voltage-drop passive full-wave rectifier, the PSCE chip increases the extracted power to 123% when the PEH is driven at resonance and to 206% at off-resonance.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2200530}}

@article{khosropour12,
	Author = {Khosropour, N. and Krummenacher, François and Kayal, M.},
	Date-Added = {2012-12-18 12:50:44 +0800},
	Date-Modified = {2012-12-18 13:35:03 +0800},
	Doi = {10.1049/el.2012.0315},
	Issn = {0013-5194},
	Journal = {Electronics Letters},
	Keywords = {CMOS process;Ni;NiMH microbattery;battery charging;fully integrated ultra-low power management;micropower solar energy harvesting;miniaturised solar cells;rechargeable microbattery;size 0.18 mum;CMOS integrated circuits;battery chargers;energy harvesting;low-power electronics;secondary cells;solar cells;},
	Number = {6},
	Pages = {338--339},
	Title = {{Fully integrated ultra-low power management system for micro-power solar energy harvesting applications}},
	Volume = {48},
	Year = {2012},
	Abstract = {A fully integrated, area-efficient and ultra-low power management system for micro-power solar energy harvesting applications is proposed. This system harvests energy from miniaturised solar cells connected in series to charge a rechargeable microbattery. This circuit occupies less area compared to conventional inductive and switched-capacitor DC-DC converters, while achieving better efficiency during battery charging. Owing to very low power consumption of the circuit, efficiency remains high even under reduced light intensity. The proposed circuit was fabricated in a 0.18 #x03BC;m CMOS process and occupies a core area of only 0.15 mm2 to charge a NiMH microbattery. The average power consumption of the whole power management system is less than 300 nW.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL2tob3Nyb3BvdXIxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQa2hvc3JvcG91cjEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXf2s0DIpgAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CshgAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmtob3Nyb3BvdXIxMi5wZGYADgAiABAAawBoAG8AcwByAG8AcABvAHUAcgAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva2hvc3JvcG91cjEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6171034},
	Bdsk-Url-2 = {http://dx.doi.org/10.1049/el.2012.0315}}

@article{darmayuda12,
	Author = {Darmayuda, I.M. and Gao, Yuan and Tan, Meng Tong and Cheng, San-Jeow and Zheng, Yuanjin and Je, Minkyu and Heng, Chun-Huat},
	Date-Added = {2012-12-18 12:46:16 +0800},
	Date-Modified = {2012-12-18 12:46:27 +0800},
	Doi = {10.1109/TCSII.2012.2208672},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {CMOS process;current rectification diode;discontinuous conduction mode;energy autonomous sensor;negative voltage converter;noninverting buck-boost converter;optimum load resistance;piezoelectric energy harvesting;power conversion efficiency;self powered power conditioning integrated circuits;short duration vibrations;size 0.18 mum;switching clock generator;system conduction loss;voltage 0.9 V;CMOS integrated circuits;energy harvesting;piezoelectric transducers;power convertors;power integrated circuits;vibrations;},
	Month = {Sep},
	Number = {9},
	Pages = {578--582},
	Title = {{A Self-Powered Power Conditioning IC for Piezoelectric Energy Harvesting From Short-Duration Vibrations}},
	Volume = {59},
	Year = {2012},
	Abstract = {This brief presents a piezoelectric vibration power conditioning integrated circuit for energy autonomous sensor applications. The proposed circuit includes a negative voltage converter, a noninverting buck-boost converter working in discontinuous conduction mode (DCM), and a switching clock generator. Optimum load resistance is synthesized by the DCM buck-boost converter to achieve maximum power extraction, and system conduction loss is reduced by a novel arrangement of a current rectification diode within the buck-boost converter. This circuit is able to harness power from short-duration vibration and self starts up with a minimum 0.9-V input voltage. The proposed circuit has been implemented in a standard 0.18- #x03BC;m CMOS process with 0.05-mm2 active area and achieved a maximum power conversion efficiency value of 54%.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2012.2208672}}

@article{sun12,
	Author = {Sun, Yang and Hieu, Nguyen Huy and Jeong, Chang-Jin and Lee, Sang-Gug},
	Date-Added = {2012-12-18 12:41:47 +0800},
	Date-Modified = {2012-12-18 12:41:56 +0800},
	Doi = {10.1109/TPEL.2011.2162078},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {CMOS technology;active full-bridge rectifier;comparator-based active diode;conduction path;dc-offset problem;integrated high-performance active rectifier;operational amplifier;passive diodes;piezoelectric vibration energy harvesting systems;power 81 muW;power conversion efficiency;power extraction;size 0.18 mum;voltage drop;CMOS integrated circuits;bridge circuits;energy harvesting;operational amplifiers;piezoelectric transducers;rectifiers;vibrations;},
	Month = {Feb},
	Number = {2},
	Pages = {623--627},
	Title = {{An Integrated High-Performance Active Rectifier for Piezoelectric Vibration Energy Harvesting Systems}},
	Volume = {27},
	Year = {2012},
	Abstract = {In this letter, a highly efficient active full-bridge rectifier is proposed for piezoelectric (PE) vibration energy harvesting systems. By replacing the passive diodes with an operational amplifier-controlled active counterpart and adding a switch in parallel with the transducer, the proposed rectifier solves the dc-offset problem of the comparator-based active diode, minimizes the voltage drop along the conduction path, and extracts more power from the transducer, all of which lead to better power extraction and conversion capability. The proposed rectifier, implemented in 0.18- #x03BC;m CMOS technology, shows 90% power conversion efficiency and 81 #x03BC;W output power, with values corresponding to 1.5 times and 3.4 times the values for a conventional full-bridge rectifier.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2011.2162078}}

@article{wardlaw11,
	Author = {Wardlaw, J.L. and Karsilayan, A.I.},
	Date-Added = {2012-12-18 12:40:22 +0800},
	Date-Modified = {2013-01-25 08:19:21 +0800},
	Doi = {10.1109/JETCAS.2011.2164975},
	Issn = {2156-3357},
	Journal = {Emerging and Selected Topics in Circuits and Systems, IEEE Journal on},
	Keywords = {complementary metal-oxide-semiconductor process;energy harvesting applications;four-stage rectifiers;poly-poly capacitors;resistance 10 kohm to 10 Mohm;self-powered rectifier;size 0.5 mum;voltage 0.8 V;voltage 100 V to 1000 V;voltage 3.5 V;wireless sensor networks;CMOS integrated circuits;energy harvesting;rectifying circuits;wireless sensor networks;},
	Month = {Sep},
	Number = {3},
	Pages = {308--320},
	Printed = {1},
	Rating = {5},
	Read = {1},
	Title = {{Self-Powered Rectifier for Energy Harvesting Applications}},
	Volume = {1},
	Year = {2011},
	Abstract = {In this paper, a self-powered rectifier is proposed with an intended application in energy harvesting systems and wireless sensor networks. Key points in the design of the rectifier are discussed as well as practical limitations of the circuit. The proposed self-powered rectifier was designed and fabricated in a standard 0.5-µm complementary metal-oxide-semiconductor process using standard components and poly-poly capacitors. Measurement results are presented for single and four-stage rectifiers with resistive loads from 10 kΩ; to 10 MΩ; and sinusoidal input amplitudes from 100-1000 mVpk. For the specified input and loading conditions, the maximum measured output voltages for the proposed single stage and four-stage rectifiers were 0.8 and 3.5 V, respectively.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3dhcmRsYXcxMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNd2FyZGxhdzExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMz8uM0DI5BQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CsxAAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOndhcmRsYXcxMS5wZGYAAA4AHAANAHcAYQByAGQAbABhAHcAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3dhcmRsYXcxMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JETCAS.2011.2164975}}

@article{zhang12c,
	Author = {Zhang, Yi and Ma, Dongsheng},
	Date-Added = {2012-12-18 12:38:35 +0800},
	Date-Modified = {2012-12-18 12:38:52 +0800},
	Doi = {10.1109/TPEL.2011.2180738},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {CMOS prototype;bias currents;current reference circuit;input voltages;input-self-biased transient-enhanced maximum voltage tracker;low-voltage energy-harvesting applications;maximum voltage-tracking circuit;plug-and-play property;precharging process;size 130 nm;voltage 500 mV;CMOS integrated circuits;energy harvesting;maximum power point trackers;},
	Month = {May},
	Number = {5},
	Pages = {2227--2230},
	Title = {{Input-Self-Biased Transient-Enhanced Maximum Voltage Tracker for Low-Voltage Energy-Harvesting Applications}},
	Volume = {27},
	Year = {2012},
	Abstract = {This letter presents a fast speed, maximum voltage-tracking circuit for energy-harvesting applications, which can operate with a supply voltage down to 500 mV. The circuit incorporates a transient enhancement path to accelerate voltage-tracking speed. As the bias currents are automatically generated by the input voltages, neither current reference circuit nor precharging process is required, leading to simplified architecture and plug-and-play property. The circuit was successfully implemented and verified on a 130-nm CMOS prototype.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3poYW5nMTJjLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx6aGFuZzEyYy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpd/YzQMi2gAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKyWgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6emhhbmcxMmMucGRmAA4AGgAMAHoAaABhAG4AZwAxADIAYwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy96aGFuZzEyYy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2011.2180738}}

@article{mehraeen10,
	Author = {Mehraeen, S. and Jagannathan, S. and Corzine, K.A.},
	Date-Added = {2012-12-18 12:36:16 +0800},
	Date-Modified = {2012-12-18 12:36:29 +0800},
	Doi = {10.1109/TIE.2009.2037652},
	Issn = {0278-0046},
	Journal = {Industrial Electronics, IEEE Transactions on},
	Keywords = {cantilever beam;energy harvesting;environmental vibrations;parallel inversion method;piezoelectric transducers;rectangular beams;scavenging circuitry;trapezoidal beams;voltage compensation scheme;voltage inversion method;beams (structures);cantilevers;energy harvesting;piezoelectric transducers;},
	Month = {Mar},
	Number = {3},
	Pages = {820--830},
	Title = {{Energy Harvesting From Vibration With Alternate Scavenging Circuitry and Tapered Cantilever Beam}},
	Volume = {57},
	Year = {2010},
	Abstract = {Piezoelectric transducers are increasingly being used to harvest energy from environmental vibrations in order to either power remote sensors or charge batteries that power the sensors. In this paper, a new voltage compensation scheme for high-voltage-based ( gt; 100 V) energy harvesting is introduced, and its fundamental concepts, as well as the operation details, are elaborated. This scheme, when applied to the voltage inversion method [synchronized switch harvesting on inductor (SSHI)], provides an increase of over 14% in harvested power when compared to the parallel inversion method (parallel SSHI) alone and more than 50% in the case of series inversion method (series SSHI). Second, tapered cantilever beams were shown to be more effective in generating a uniform strain profile over rectangular and trapezoidal beams if they are precisely shaped, resulting in a significant increase in harvested power over available methods in the literature from laboratory experimental tests. In addition, a simplified method to design such a beam is introduced. Finally, a field test of the proposed tapered beam is conducted by using a dozer for earth-moving applications, and experimental results are discussed.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TIE.2009.2037652}}

@article{krikke05,
	Author = {Krikke, J.},
	Date-Added = {2012-12-18 12:33:46 +0800},
	Date-Modified = {2012-12-18 12:34:00 +0800},
	Doi = {10.1109/MPRV.2005.23},
	Issn = {1536-1268},
	Journal = {Pervasive Computing, IEEE},
	Keywords = {cell phones; energy harvesting technology; laptops; magnetic force flashlights; power sources; windup-powered radios; energy management systems; energy storage; laptop computers; mobile handsets; solar cells; solar power; ubiquitous computing;},
	Month = {Jan--Mar},
	Number = {1},
	Pages = {4--5},
	Title = {{Sunrise for energy harvesting products}},
	Volume = {4},
	Year = {2005},
	Abstract = { Hundreds of companies and research institutes in the US, Europe, and Japan are working on energy harvesting technology, and the industry is attracting millions of dollars in venture capital. But despite these considerable investments, progress in bringing this technology to market has been slow. Alternative power sources contribute only a fraction to worldwide power generation, and the load on the environment, much of it toxic, is still increasing. Billions of batteries are discarded every year. Researchers are deploying energy harvesting technology in architecture projects. The energy harvesting products include windup-powered radios, cell phones with chargers, magnetic force flashlights and laptops with huge batteries.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2tyaWtrZTA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxrcmlra2UwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpdwHzQMjTgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKyzgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a3Jpa2tlMDUucGRmAA4AGgAMAGsAcgBpAGsAawBlADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rcmlra2UwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MPRV.2005.23}}

@article{rahimi12,
	Author = {Rahimi, A. and Zorlu, O. and Muhtaroglu, A. and Kulah, H.},
	Date-Added = {2012-12-18 12:18:40 +0800},
	Date-Modified = {2013-03-25 16:22:47 +0800},
	Doi = {10.1109/JSEN.2011.2177967},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {AC voltage generation;active rectifier;batteryless vibration driven system;capacitor;compact EM power generator;compact electromagnetic power generator;conversion efficiency;current 0 muA to 42 muA;current 37 muA;dual rail DC supply reliability;dual rail output;dual supply voltage generation;efficiency 81 percent;frequency 8 Hz;frequency external vibration;fully self-powered electromagnetic energy harvesting system;highly efficient full-wave interface electronic;in-house double-coil EM transducer;load current;low frequency ambient vibration;low threshold-voltage chip diode;maximum overall system power density;passive network;peak amplitude;power 54 muW;system-on-package;vibration-based energy harvesting system;voltage 1.46 V;voltage regulation;diodes;electromagnetic devices;energy harvesting;passive networks;power capacitors;rectifying circuits;transducers;vibrations;voltage control;},
	Month = {Jun},
	Number = {6},
	Pages = {2287--2298},
	Rating = {4},
	Read = {1},
	Title = {{Fully Self-Powered Electromagnetic Energy Harvesting System With Highly Efficient Dual Rail Output}},
	Volume = {12},
	Year = {2012},
	Abstract = {This paper presents a vibration-based energy harvesting system composed of a compact electromagnetic (EM) power generator and highly efficient full-wave interface electronics in a system-on-package. The system harvests energy from ambient vibrations, and delivers a smooth and reliable dual rail DC supply to power up a practical load. The energy harvester module is an in-house double-coil EM transducer which generates AC voltage in response to low frequency ambient vibrations. Voltage regulation is achieved by the interface electronics at the core of the system, which is designed to rectify the input AC voltage with peak amplitude ranging from several hundred mVs to several Volts, with maximum efficiency. The interface electronics contains an active rectifier with high conversion efficiency ( \gt80\%) for a wide range of load currents (0-42 #x03BC;A). A passive network, built from low threshold-voltage chip diodes and capacitors, generates a dual supply voltage from one of the coils to power up the active rectifier. The autonomous system of 16 cm3 volume (comparable to the size of a C-Type battery), delivers 54 #x03BC;W to a 37- #x03BC;A load through a dual rail 1.46 V DC voltage with total system efficiency of 81%, when subjected to low frequency (8 Hz) external vibrations. The maximum overall system power density has been validated to be 6.06 #x03BC;W/cm3, three times what was previously reported for a batteryless vibration driven system.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3JhaGltaTEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxyYWhpbWkxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEqZiczQMi8lBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKycgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cmFoaW1pMTIucGRmAA4AGgAMAHIAYQBoAGkAbQBpADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yYWhpbWkxMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2011.2177967}}

@article{kong12,
	Author = {Kong, Na and Ha, Dong Sam},
	Date-Added = {2012-12-18 12:16:38 +0800},
	Date-Modified = {2012-12-18 12:16:47 +0800},
	Doi = {10.1109/TPEL.2011.2172960},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {DCM flyback converter;MCU;MPPT;clock frequency;constant on-time modulation;current sensor;discontinuous conduction mode flyback converter;dynamic power dissipation reduction;dynamic resistive matching;low-power design;low-power energy harvesting system;maximum power point tracking;microcontroller unit;parallel piezoelectric cantilevers;power efficiency;power loss;self-powered piezoelectric energy harvesting system;cantilevers;electric sensing devices;energy conservation;energy harvesting;low-power electronics;maximum power point trackers;microcontrollers;piezoelectric devices;},
	Month = {May},
	Number = {5},
	Pages = {2298--2308},
	Title = {{Low-Power Design of a Self-powered Piezoelectric Energy Harvesting System With Maximum Power Point Tracking}},
	Volume = {27},
	Year = {2012},
	Abstract = {A low-power energy harvesting system targeting to harvest several milliwatts from vibration is presented in this paper. Several low-power design schemes to reduce power dissipation of the proposed system are described, and sources of power loss are analyzed to improve the power efficiency. A discontinuous conduction mode (DCM) flyback converter with the constant on-time modulation is adopted for our system. The DCM operation of a flyback converter is chosen as for maximum power point tracking (MPPT) to be implemented with a single current sensor. The constant on-time modulation lowers the clock frequency of the controller by more than an order of magnitude for our system, which reduces the dynamic power dissipation of the controller. MPPT, executed by a microcontroller unit (MCU), is achieved through dynamic resistive matching, and the MPPT is executed at intermittent time intervals due to a relatively slow change of the operating condition. When MPPT is not active, the MCU operates at a lower clock frequency to save power. Experimental results indicate that the proposed system harvests up to 8.4 mW power under 0.5-g base acceleration with four parallel piezoelectric cantilevers and achieves 72% power efficiency around the resonant frequency of 47 Hz.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2tvbmcxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKa29uZzEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXcG80DIpYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CshYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmtvbmcxMi5wZGYADgAWAAoAawBvAG4AZwAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva29uZzEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2011.2172960}}

@article{szarka12,
	Author = {Szarka, G.D. and Stark, B.H. and Burrow, S.G.},
	Date-Added = {2012-12-18 12:15:24 +0800},
	Date-Modified = {2012-12-18 12:15:35 +0800},
	Doi = {10.1109/TPEL.2011.2161675},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {harvester complexity;harvester efficiency;harvester utilization;kinetic energy harvesting systems;low-power systems;power conditioning;power management techniques;quiescent power consumption;startup behavior;energy harvesting;power electronics;},
	Month = {Feb},
	Number = {2},
	Pages = {803--815},
	Title = {{Review of Power Conditioning for Kinetic Energy Harvesting Systems}},
	Volume = {27},
	Year = {2012},
	Abstract = {In this paper, a summary of published techniques for power conditioning within energy harvesting systems is presented. The focus is on low-power systems, e.g, lt;;10 mW, for kinetic energy harvesting. Published concepts are grouped according to functionality and results contrasted. The various techniques described are considered in terms of complexity, efficiency, quiescent power consumption, startup behavior, and utilization of the harvester compared to an optimum load. This paper concludes with an overview of power management techniques that aim to maximize the extracted power and the utilization of the energy harvester.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3N6YXJrYTEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzemFya2ExMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpdwVzQMjMAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKysAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c3phcmthMTIucGRmAA4AGgAMAHMAegBhAHIAawBhADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zemFya2ExMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2011.2161675}}

@article{cheng11,
	Author = {Cheng, Shuo and Jin, Ying and Rao, Yuan and Arnold, D.P.},
	Date-Added = {2012-12-18 12:14:25 +0800},
	Date-Modified = {2012-12-18 12:14:35 +0800},
	Doi = {10.1109/TPEL.2010.2096234},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {active voltage doubling AC/DC converter;active-diode comparator hysteresis;active-diode-based voltage doubler;circuit stability;frequency 1 Hz to 500 Hz;low-voltage vibrational energy harvesting systems;mechanical vibrations;power 0.1 mW to 10 mW;steady-state open-circuit voltage;vibrational energy harvester;voltage 250 mV;voltage 5 mV;AC-DC power convertors;energy harvesting;rectifying circuits;},
	Month = {Aug},
	Number = {8},
	Pages = {2258--2265},
	Title = {{An Active Voltage Doubling AC/DC Converter for Low-Voltage Energy Harvesting Applications}},
	Volume = {26},
	Year = {2011},
	Abstract = {This paper theoretically and experimentally investigates an ac/dc converter for low-voltage vibrational energy harvesting systems. The circuit employs an active-diode-based voltage doubler, where the output is a dc voltage that is twice the amplitude of the input ac voltage. Analytical solutions for the steady-state open-circuit voltage are derived, capturing the effects of the active-diode comparator hysteresis. It is shown that the hysteresis plays an important role in the rectification characteristics, circuit stability, and overall efficiency. Experimentally, the circuit is able to rectify input voltage amplitude as low as 5 mV and operates over a frequency range of 1 to 500 Hz, which spans most common mechanical vibrations. For input voltage amplitudes 250 mV or higher, the circuit exhibits gt;;80% efficiency for a range of load resistances, delivering 0.1-10 mW of power. Additionally, the circuit successfully rectifies the voltage from a vibrational energy harvester having a highly irregular and time-varying voltage waveform.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2NoZW5nMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2NoZW5nMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS/Q1rNAyLqUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArJqAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaGVuZzExLnBkZgAADgAYAAsAYwBoAGUAbgBnADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGVuZzExLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2010.2096234}}

@article{lallart12,
	Author = {Lallart, M. and Wu, Yi-Chieh and Guyomar, D.},
	Date-Added = {2012-12-18 12:12:36 +0800},
	Date-Modified = {2012-12-18 12:12:48 +0800},
	Doi = {10.1109/TIE.2011.2148675},
	Issn = {0278-0046},
	Journal = {Industrial Electronics, IEEE Transactions on},
	Keywords = {damping effect;electromechanical system;energy extraction;high-power densities;microgenerator;nonlinear piezoelectric energy harvesting;piezoelectric elements;piezoelectric material;piezoelectric transducers;piezoelectric voltage;switching delay effects;synchronization;damping;delays;energy harvesting;piezoelectric materials;piezoelectric transducers;synchronisation;},
	Month = {Jan},
	Number = {1},
	Pages = {464--472},
	Title = {{Switching Delay Effects on Nonlinear Piezoelectric Energy Harvesting Techniques}},
	Volume = {59},
	Year = {2012},
	Abstract = {Energy harvesting using piezoelectric elements received much attention as vibrations are widely available and as piezoelectric transducers feature high-power densities and promising integration potentials. It has also been shown that applying a nonlinear treatment on the output voltage of the piezoelectric material can significantly enhance the performance of the device. This process consists of inverting the piezoelectric voltage when the displacement is maximum, which therefore requires a way of synchronization. In practical applications, however, a delay may happen between the inversion and the actual occurrence of an extremum. The purpose of this paper is to investigate the effect of such a delay on the microgenerator performance and therefore to predict the power output that can be expected under real circumstances. Theoretical analysis validated through experimental measurements shows that the effect may not be the same for positive or negative delays. It is also demonstrated that the effect is not significant as long as the delay is small. The acceptable delay range also increases as the electromechanical system becomes more coupled and/or less damped. Under such configuration, the output power can even be slightly increased as the delay permits controlling the tradeoff between energy extraction and damping effect.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TIE.2011.2148675}}

@article{xu11,
	Author = {Xu, Hongcheng and Ortmanns, M.},
	Date-Added = {2012-12-18 12:11:04 +0800},
	Date-Modified = {2012-12-18 12:11:13 +0800},
	Doi = {10.1109/TCSII.2011.2173976},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {diode threshold tracking;energy harvesting application;enhancement technique;forward voltage drop minimization;four-metal two-poly standard CMOS process;frequency 13.56 MHz;interstage compensation scheme;low-frequency energy scavenger;power conversion;process compensated ultralow-voltage rectifier;reverse leakage flow;size 0.35 mum;standard threshold CMOS;temperature compensated ultralow-voltage rectifier;threshold-compensated diode;ultrahigh-frequency energy scavenger;ultralow voltage multistage rectifier;voltage 2.5 V;CMOS integrated circuits;compensation;energy harvesting;leakage currents;power conversion;rectifiers;semiconductor diodes;},
	Month = {Dec},
	Number = {12},
	Pages = {812--816},
	Title = {{A Temperature and Process Compensated Ultralow-Voltage Rectifier in Standard Threshold CMOS for Energy-Harvesting Applications}},
	Volume = {58},
	Year = {2011},
	Abstract = {This brief presents an ultralow-voltage multistage rectifier built with standard threshold CMOS for energy-harvesting applications. A threshold-compensated diode (TCD) is developed to minimize the forward voltage drop while maintaining low reverse leakage flow. In addition, an interstage compensation scheme is proposed that enables efficient power conversion at input amplitudes below the diode threshold. The new rectifier also features an inherent temperature and process compensation mechanism, which is achieved by precisely tracking the diode threshold by an auxiliary dummy. Although the design is optimized for an ac input at 13.56 MHz, the presented enhancement techniques are also applicable for low- or ultrahigh-frequency energy scavengers. The rectifier prototype is fabricated in a 0.35- #x03BC;m four-metal two-poly standard CMOS process with the worst-case threshold voltage of 600 mV/- 780 mV for nMOS/pMOS, respectively. With a 13.56 MHz input of a 500 mV amplitude, the rectifier is able to deliver more than 35 #x03BC;W at 2.5 V VDD, and the measured deviation in the output voltage is as low as 180 mV over 100 #x00B0;C for a cascade of ten TCDs.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL3h1MTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CHh1MTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS/QdPNAyK0UERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArI0AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp4dTExLnBkZgAOABIACAB4AHUAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3h1MTEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2011.2173976}}

@article{lallart10b,
	Author = {Lallart, M. and Garbuio, L. and Richard, C. and Guyomar, D.},
	Date-Added = {2012-12-18 12:08:14 +0800},
	Date-Modified = {2012-12-18 12:08:40 +0800},
	Doi = {10.1109/TUFFC.2010.1408},
	Issn = {0885-3010},
	Journal = {Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on},
	Keywords = {2-step inversion;SSHI nonlinear technique;digital switches;inversion circuit;inversion quality;low-cost capacitor voltage inverter;piezoelectric energy harvesting optimization;synchronized switch harvesting-on-inductor nonlinear technique;capacitors;energy harvesting;invertors;low-power electronics;piezoelectric devices;},
	Month = {Feb},
	Number = {2},
	Pages = {281--291},
	Title = {{Low-cost capacitor voltage inverter for outstanding performance in piezoelectric energy harvesting}},
	Volume = {57},
	Year = {2010},
	Abstract = {The purpose of this paper is to propose a new scheme for piezoelectric energy harvesting optimization. The proposed enhancement relies on a new topology for inverting the voltage across a single capacitor with reduced losses. The increase of the inversion quality allows a much more effective energy harvesting process using the so-called synchronized switch harvesting on inductor (SSHI) nonlinear technique. It is shown that the proposed architecture, based on a 2-step inversion, increases the harvested power by a theoretical factor up to ??(2) (i.e., 40% gain) compared with classical SSHI, allowing an increase of the harvested power by a factor greater than 1000% compared with the standard energy harvesting technique for realistic values of inversion components. The proposed circuit, using only 4 digital switches and an intermediate capacitor, is also ultra-low power, because the inversion circuit does not require any external energy and the command signals are very simple.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2xhbGxhcnQxMGIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmxhbGxhcnQxMGIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASsgXzNAyN+UERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArL+AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsYWxsYXJ0MTBiLnBkZgAOAB4ADgBsAGEAbABsAGEAcgB0ADEAMABiAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xhbGxhcnQxMGIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TUFFC.2010.1408}}

@article{mane09,
	Author = {Mane, P. and Mossi, K. and Green, C.},
	Date-Added = {2012-12-18 12:02:11 +0800},
	Date-Modified = {2012-12-18 12:02:22 +0800},
	Doi = {10.1109/TUFFC.2009.1061},
	Issn = {0885-3010},
	Journal = {Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on},
	Keywords = {dynamic pressure loading;energy harvesting parameter optimization;piezoelectric diaphragm;power conversion;power density;pressure 240 kPa;prestressed piezoelectric composite;resistance;response surface methodology;temperature 12 degC;composite materials;diaphragms;energy harvesting;optimisation;piezoelectric devices;piezoelectric materials;},
	Month = {Mar},
	Number = {3},
	Pages = {429--436},
	Title = {{Optimizing energy harvesting parameters using response surface methodology}},
	Volume = {56},
	Year = {2009},
	Abstract = {Energy harvesting is a process in which energy that would otherwise be wasted is stored and then used to power a system. Due to their unique properties piezoelectric materials are ideal for energy harvesting applications. In this study a pre-stressed piezoelectric composite was pressure loaded dynamically to harvest energy. The objective of this study was to optimize, using piezoelectric diaphragms, relevant parameters that have an effect on the energy harvesting process. Parameters considered were temperature, pressure, resistance and frequency. Response surface methodology was used to develop models to identify optimal parameter ranges and also to predict power conversion capabilities for specific parameter levels. Power densities of approximately 24.27 muW/mm3 were measured at optimal conditions. The model identified an optimal temperature of 12degC and a pressure of 240 kPa, which are in agreement with experimental results.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL21hbmUwOS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbWFuZTA5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXcCs0DIuQAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CsmQAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm1hbmUwOS5wZGYADgAWAAoAbQBhAG4AZQAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbWFuZTA5LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TUFFC.2009.1061}}

@article{ramadass11,
	Author = {Ramadass, Yogesh Kumar and Chandrakasan, Anantha P.},
	Date-Added = {2012-12-18 12:01:04 +0800},
	Date-Modified = {2012-12-18 13:21:45 +0800},
	Doi = {10.1109/JSSC.2010.2074090},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;capacitor storage;electrical energy extraction;human body heat;interface circuit;size 0.35 mum;startup circuit;thermoelectric energy harvesting;voltage 1.8 V;voltage 35 mV;voltage regulation;CMOS integrated circuits;capacitor storage;energy harvesting;thermoelectric conversion;voltage control;},
	Month = {Jan},
	Number = {1},
	Pages = {333--341},
	Title = {{A Battery-Less Thermoelectric Energy Harvesting Interface Circuit With 35 mV Startup Voltage}},
	Volume = {46},
	Year = {2011},
	Abstract = {A battery-less thermoelectric energy harvesting interface circuit to extract electrical energy from human body heat is implemented in a 0.35 CMOS process. A mechanically assisted startup circuit enables operation of the system from input voltages as low as 35 mV. An efficient control circuit that performs maximal transfer of the extracted energy to a storage capacitor and regulates the output voltage at 1.8 V is presented.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3JhbWFkYXNzMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnJhbWFkYXNzMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAS4uYbNAyLKUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArJKAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyYW1hZGFzczExLnBkZgAOAB4ADgByAGEAbQBhAGQAYQBzAHMAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JhbWFkYXNzMTEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2010.2074090}}

@article{alippi08,
	Author = {Alippi, C. and Galperti, C.},
	Date-Added = {2012-12-18 11:59:43 +0800},
	Date-Modified = {2012-12-18 11:59:53 +0800},
	Doi = {10.1109/TCSI.2008.922023},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {adaptive system;energy supply;finite resource;maximum power point tracker circuit;optimal solar energy harvesting;power transferring circuit;rechargeable batteries;solar cell;solar panels;wireless sensor network;adaptive systems;secondary cells;solar energy conversion;wireless sensor networks;},
	Month = {Jul},
	Number = {6},
	Pages = {1742--1750},
	Title = {{An Adaptive System for Optimal Solar Energy Harvesting in Wireless Sensor Network Nodes}},
	Volume = {55},
	Year = {2008},
	Abstract = {The success of wireless sensor networks and their pervasive use is somehow constrained by energy supply which, generally provided by batteries, is a finite resource. Energy harvesting mechanisms must hence be taken into account to grant a long time operational life, with solar energy being the most interesting one in outdoor deployments due to its relatively high power density. In this paper we propose a low-power maximum power point tracker (MPPT) circuit specifically designed for wireless sensor nodes (hence effective, flexible, low cost and power-aware), i.e., a power transferring circuit for optimally conveying solar energy into rechargeable batteries even in not optimal weather conditions. High efficiency is granted by an ad hoc adaptive algorithm which, by keeping the MPPT electronics in its optimal working point, maximizes energy transfer from the solar cell to the batteries. The suggested implementation is particularly effective in critical weather conditions where traditional solutions do not work and is characterized by a flexible enough design for immediately hosting, in a plug in fashion, different solar panels and battery typologies.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2FsaXBwaTA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxhbGlwcGkwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpdwJzQMjWgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKy2gAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YWxpcHBpMDgucGRmAA4AGgAMAGEAbABpAHAAcABpADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9hbGlwcGkwOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2008.922023}}

@article{levron11,
	Author = {Levron, Y. and Shmilovitz, D. and Martí andnez-Salamero, L.},
	Date-Added = {2012-12-18 11:58:18 +0800},
	Date-Modified = {2012-12-18 11:58:28 +0800},
	Doi = {10.1109/TCSI.2010.2073830},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {SPICE;audio recording sensor;battery replacement;energy harvesting;energy storage reservoirs;minimization;power management strategy;wireless systems;wireless transmission systems;energy harvesting;minimisation;secondary cells;telecommunication power supplies;wireless sensor networks;},
	Month = {Mar},
	Number = {3},
	Pages = {633--643},
	Title = {{A Power Management Strategy for Minimization of Energy Storage Reservoirs in Wireless Systems With Energy Harvesting}},
	Volume = {58},
	Year = {2011},
	Abstract = {Wireless transmission systems fed by ambient harvested energy power sources can operate continuously, without needing battery replacement. Such systems are ideal for applications with limited or difficult accessibility. Ambient energy sources exhibit a stochastic nature, so an energy storage device must store the harvested energy. In this work, a control method that minimizes the use of storage is developed. The strategy is to match data transmission rate as close as possible to the availability of harvested power, so the energy storage capacity can be reduced. An audio recording sensor is designed and simulated using SPICE to validate the proposed controller. For this system, the size of storage device is reduced by a factor of 24.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2xldnJvbjExLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxsZXZyb24xMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpdwTzQMjcgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKy8gAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bGV2cm9uMTEucGRmAA4AGgAMAGwAZQB2AHIAbwBuADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXZyb24xMS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2010.2073830}}

@article{lallart10,
	Author = {Lallart, M. and Inman, D.J.},
	Date-Added = {2012-12-18 11:57:02 +0800},
	Date-Modified = {2012-12-18 11:57:12 +0800},
	Doi = {10.1109/TPEL.2010.2042462},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {buck- boost converter;low-cost integrable tuning-free converter;piezoelectric energy harvesting optimization;step-down converter;vibration energy-harvesting electrical interface;energy harvesting;optimisation;},
	Month = {Jul},
	Number = {7},
	Pages = {1811--1819},
	Title = {{Low-Cost Integrable Tuning-Free Converter for Piezoelectric Energy Harvesting Optimization}},
	Volume = {25},
	Year = {2010},
	Abstract = {The future in terms of autonomous devices is about to experience an important breakthrough because of the development of energy-harvesting systems. This paper presents a new vibration energy-harvesting electrical interface for optimizing the power extracted from piezoelectric elements. Based on piezoelectric energy-harvesting properties, the proposed circuit allows an optimization of the extracted energy independently from the structure's parameters and without any tuning required. Contrary to classical converter topologies (for instance, step-down or buck-boost), the proposed architecture does not require large inductors, allowing a high-integration potential, while requiring a very little power consumption.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2010.2042462}}

@article{lallart08,
	Author = {Lallart, M. and Garbuio, L. and Petit, L. and Richard, C. and Guyomar, D.},
	Date-Added = {2012-12-18 11:47:42 +0800},
	Date-Modified = {2012-12-18 11:47:56 +0800},
	Doi = {10.1109/TUFFC.912},
	Issn = {0885-3010},
	Journal = {Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on},
	Keywords = {constant driving force;constant vibration magnitude;double synchronized switch harvesting;energy extraction;energy harvesting;energy harvesting scheme;intermediate switching stage;microgenerator;nonlinear treatment;piezoelectric element;piezoelectric microgenerators;vibration damping;electric generators;microswitches;piezoelectric devices;Acoustics;Computer-Aided Design;Electric Power Supplies;Energy Transfer;Equipment Design;Equipment Failure Analysis;Micro-Electrical-Mechanical Systems;Reproducibility of Results;Sensitivity and Specificity;Transducers;Vibration;},
	Month = {Oct},
	Number = {10},
	Pages = {2119--2130},
	Title = {{Double synchronized switch harvesting (DSSH): a new energy harvesting scheme for efficient energy extraction}},
	Volume = {55},
	Year = {2008},
	Abstract = {This paper presents a new technique for optimized energy harvesting using piezoelectric microgenerators called double synchronized switch harvesting (DSSH). This technique consists of a nonlinear treatment of the output voltage of the piezoelectric element. It also integrates an intermediate switching stage that ensures an optimal harvested power whatever the load connected to the microgenerator. Theoretical developments are presented considering either constant vibration magnitude, constant driving force, or independent extraction. Then experimental measurements are carried out to validate the theoretical predictions. This technique exhibits a constant output power for a wide range of load connected to the microgenerator. In addition, the extracted power obtained using such a technique allows a gain up to 500% in terms of maximal power output compared with the standard energy harvesting method. It is also shown that such a technique allows a fine-tuning of the trade-off between vibration damping and energy harvesting.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TUFFC.912}}

@article{bhuiyan10,
	Author = {Bhuiyan, R.H. and Dougal, R.A. and Ali, M.},
	Date-Added = {2012-12-18 11:35:45 +0800},
	Date-Modified = {2013-03-01 12:11:43 +0800},
	Doi = {10.1109/JSEN.2010.2040173},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {current carrying conductor;electric power system;energy coupler;energy harvesting device;passive voltage multiplier circuit;power 10 mW;resistance 50 ohm;voltage 1.2 V;wireless sensors;electric sensing devices;energy harvesting;power system measurement;voltage multipliers;},
	Month = {Jul},
	Number = {7},
	Pages = {1249--1258},
	Rating = {4},
	Read = {1},
	Title = {{A Miniature Energy Harvesting Device for Wireless Sensors in Electric Power System}},
	Volume = {10},
	Year = {2010},
	Abstract = {A novel energy harvesting device called the energy coupler is proposed which can provide power to small wireless sensors in a power system. The energy coupler when coupled electromagnetically to a nearby current carrying conductor scavenges ac power from the conductor. The proposed energy coupler converts the harvested ac power into dc using a passive voltage multiplier circuit. The design of the energy coupler is such that the dc power obtained is adequate to charge a miniature 1.2-V rechargeable battery. It is demonstrated that the energy coupler is capable of delivering 10 mW of dc power to a 50-Ω load. An analytical model is also presented which agrees well with measurement results within a margin of error of 10\%.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2JodWl5YW4xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYmh1aXlhbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABMQXjs0DI15QREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0Cst4AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJodWl5YW4xMC5wZGYAAA4AHAANAGIAaAB1AGkAeQBhAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JodWl5YW4xMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2010.2040173}}

@article{ulukus12,
	Author = {Ulukus, Sennur and Huang, Kaibin and Zhang, Rui and Mehta, Neelesh B. and Tassiulas, Leandros},
	Date-Added = {2012-12-18 11:20:30 +0800},
	Date-Modified = {2012-12-18 11:20:47 +0800},
	Doi = {10.1109/JCN.2012.6253077},
	Issn = {1229-2370},
	Journal = {Communications and Networks, Journal of},
	Month = {Apr},
	Number = {2},
	Pages = {115--120},
	Title = {{Special issue on energy harvesting in wireless networks}},
	Volume = {14},
	Year = {2012},
	Abstract = {Energy consumption has emerged as a key issue for designing next generation wireless networks. Having to periodically recharge mobile devices using power cords hampers the mobile operation of the devices. On the other hand, energy-constrained wireless networks, such as sensor networks, have limited lifetime due to the difficulty in replacing or recharging batteries in the nodes. Energy harvesting is a promising approach that addresses these issues as it powers mobile devices and, in general, wireless networks by scavenging energy from the ambient environment. Specifically, the networks can be made self-sustaining by harvesting energy from rich sources including solar power, electromagnetic waves, thermal energy, wind energy, salinity gradients, and kinetic energy. The recent emphasis on green communications also provides a strong motivation for developing energy harvesting based communication techniques. This has become all the more urgent because the electricity consumption of the fast expanding networks that handle mobile devices has grown rapidly, and will soon contribute significantly to global warming.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3VsdWt1czEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx1bHVrdXMxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpd/dzQMjDgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKyjgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dWx1a3VzMTIucGRmAA4AGgAMAHUAbAB1AGsAdQBzADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy91bHVrdXMxMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6253077},
	Bdsk-Url-2 = {http://dx.doi.org/10.1109/JCN.2012.6253077}}

@article{rao11,
	Author = {Rao, Yuan and Arnold, D.P.},
	Date-Added = {2012-12-18 11:19:10 +0800},
	Date-Modified = {2012-12-18 11:19:21 +0800},
	Doi = {10.1109/TPEL.2011.2162530},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {CMOS process;ac input amplitude;ac input voltage amplitude;electrodynamic vibrational energy harvester;energy reclamation;input-powered ac-dc converter;input-powered dc-dc boost converter;input-powered vibrational energy harvesting interface circuit;power 3.9 mW;regulated dc output;voltage 1.5 V;voltage 3 V;voltage 600 mV;zero standby power consumption;AC-DC power convertors;CMOS integrated circuits;DC-DC power convertors;emergency power supply;energy harvesting;power consumption;},
	Month = {Dec},
	Number = {12},
	Pages = {3524--3533},
	Title = {{An Input-Powered Vibrational Energy Harvesting Interface Circuit With Zero Standby Power}},
	Volume = {26},
	Year = {2011},
	Abstract = {This paper presents an input-powered energy-harvesting interface circuit that eliminates standby power consumption by automatically shutting down when the ac input voltage amplitude is too low for successful energy reclamation. This feature eliminates the need for precharging the load and allows for indefinitely long intervals between energy harvesting cycles. The interface comprises two subcircuits: an input-powered ac/dc converter and an input-powered dc/dc boost converter with regulated output. The two subcircuits are separately fabricated in the ON Semi 3M-2P 0.5 #x03BC;m CMOS process. The entire interface circuit starts up when the ac input amplitude exceeds 1 V and supplies a regulated dc output up to 3 V. When the input amplitude drops below 600 mV, the interface automatically enters standby mode and consumes no power. The system achieves a maximum efficiency of 60% with 1.5-V ac input amplitude and 3 V regulated dc output, delivering 3.9 mW of output power. The interface also functions properly in tests with an electrodynamic (magnetic) vibrational energy harvester.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2011.2162530}}

@article{sharma10,
	Author = {Sharma, V. and Mukherji, U. and Joseph, V. and Gupta, S.},
	Date-Added = {2012-12-18 11:15:22 +0800},
	Date-Modified = {2012-12-18 11:15:32 +0800},
	Doi = {10.1109/TWC.2010.04.080749},
	Issn = {1536-1276},
	Journal = {Wireless Communications, IEEE Transactions on},
	Keywords = {buffer;data queue;data rate;energy harvesting sensor node;greedy policy;mean delay;optimal energy management policy;random field;sensor network;throughput optimal;energy harvesting;queueing theory;telecommunication network management;wireless sensor networks;},
	Month = {Apr},
	Number = {4},
	Pages = {1326--1336},
	Title = {{Optimal energy management policies for energy harvesting sensor nodes}},
	Volume = {9},
	Year = {2010},
	Abstract = {We study a sensor node with an energy harvesting source. The generated energy can be stored in a buffer. The sensor node periodically senses a random field and generates a packet. These packets are stored in a queue and transmitted using the energy available at that time. We obtain energy management policies that are throughput optimal, i.e., the data queue stays stable for the largest possible data rate. Next we obtain energy management policies which minimize the mean delay in the queue. We also compare performance of several easily implementable sub-optimal energy management policies. A greedy policy is identified which, in low SNR regime, is throughput optimal and also minimizes mean delay.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TWC.2010.04.080749}}

@article{chao11,
	Author = {Chao, P.C.},
	Date-Added = {2012-12-18 11:13:16 +0800},
	Date-Modified = {2012-12-18 11:13:27 +0800},
	Doi = {10.1109/JSEN.2011.2167965},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {AC electric power;ambient energy sources;circuit topology;electromagnetic devices;energy harvester devices;energy harvesting electronics;human bodies;maximum power transfer;piezoelectric devices;power conditioning electronic circuits;self-powered sensors;sensor module batteries;solar energy;temperature difference;vibratory harvester devices;wireless electronics;electromagnetic devices;energy harvesting;piezoelectric devices;sensors;vibrations;},
	Month = {Dec},
	Number = {12},
	Pages = {3106--3121},
	Title = {{Energy Harvesting Electronics for Vibratory Devices in Self-Powered Sensors}},
	Volume = {11},
	Year = {2011},
	Abstract = {Recent advances in energy harvesting have been intensified due to urgent needs of portable, wireless electronics with extensive life span. The idea of energy harvesting is applicable to sensors that are placed and operated on some entities for a long time, or embedded into structures or human bodies, in which it is troublesome or detrimental to replace the sensor module batteries. Such sensors are commonly called #x201C;self-powered sensors. #x201D; The energy harvester devices are capable of capturing environmental energy and supplanting the battery in a standalone module, or working along with the battery to extend substantially its life. Vibration is considered one of the most high power and efficient among other ambient energy sources, such as solar energy and temperature difference. Piezoelectric and electromagnetic devices are mostly used to convert vibration to ac electric power. For vibratory harvesting, a delicately designed power conditioning circuit is required to store as much as possible of the device-output power into a battery. The design for this power conditioning needs to be consistent with the electric characteristics of the device and battery to achieve maximum power transfer and efficiency. This study offers an overview on various power conditioning electronic circuits designed for vibratory harvester devices and their applications to self-powered sensors. Comparative comments are provided in terms of circuit topology differences, conversion efficiencies and applicability to a sensor module.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2NoYW8xMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKY2hhbzExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABLNz88rPW0NQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMrO6sMAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNoYW8xMS5wZGYADgAWAAoAYwBoAGEAbwAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hhbzExLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2011.2167965}}

@article{torres09,
	Author = {Torres, E.O. and Rincon-Mora, G.A.},
	Date-Added = {2012-12-18 11:11:31 +0800},
	Date-Modified = {2012-12-18 11:11:40 +0800},
	Doi = {10.1109/TCSI.2008.2011578},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {ambient energy;battery-charging CMOS system prototype;electrostatic energy-harvesting;embedded wireless microsensors;energy-storage microdevices;microscale fuel cells;power-intensive functions;thin-film lithium-ion batteries;variable voltage-constrained capacitor;CMOS integrated circuits;energy harvesting;microsensors;secondary cells;thin film devices;},
	Month = {Sep},
	Number = {9},
	Pages = {1938--1948},
	Title = {{Electrostatic Energy-Harvesting and Battery-Charging CMOS System Prototype}},
	Volume = {56},
	Year = {2009},
	Abstract = {The self-powering, long-lasting, and functional features of embedded wireless microsensors appeal to an ever-expanding application space in monitoring, control, and diagnosis for military, commercial, industrial, space, and biomedical applications. Extended operational life, however, is difficult to achieve when power-intensive functions like telemetry draw whatever little energy is available from energy-storage microdevices like thin-film lithium-ion batteries and/or microscale fuel cells. Harvesting ambient energy overcomes this deficit by continually replenishing the energy reservoir and indefinitely extending system lifetime. In this paper, a prototyped circuit that precharges, detects, and synchronizes to a variable voltage-constrained capacitor verifies experimentally that harvesting energy electrostatically from vibrations is possible. Experimental results show that, on average (excluding gate-drive and control losses), the system harvests 9.7 nJ/cycle by investing 1.7 nJ/cycle, yielding a net energy gain of approximately 8 nJ/cycle at an average of 1.6 ??W (in typical applications) for every 200 pF variation. Projecting and including reasonable gate-drive and controller losses reduces the net energy gain to 6.9 nJ/cycle at 1.38 ??W.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2008.2011578}}

@article{pellerano10,
	Author = {Pellerano, S. and Alvarado, J. and Palaskas, Y.},
	Date-Added = {2012-12-18 11:06:26 +0800},
	Date-Modified = {2012-12-18 11:06:39 +0800},
	Doi = {10.1109/JSSC.2010.2049916},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS;antenna integration on-chip;antenna size;associated matching network;back pulse-width modulated bursts;bit rate 5 kbit/s;free-running oscillator;frequency 60 GHz;mm-wave continuous wave signal;mm-wave power-harvesting RFID tag;voltage multiplier;CMOS integrated circuits;energy harvesting;millimetre wave antennas;radiofrequency identification;radiofrequency oscillators;voltage multipliers;},
	Month = {Aug},
	Number = {8},
	Pages = {1627--1637},
	Title = {{A mm-Wave Power-Harvesting RFID Tag in 90 nm CMOS}},
	Volume = {45},
	Year = {2010},
	Abstract = {A mm-wave power-harvesting RFID tag is implemented in 90 nm CMOS. Operation at mm-wave reduces antenna size and could allow antenna integration on-chip. This, together with power harvesting that can be used in lieu of a battery, can result in a pinless, CMOS-only tag with no package and no off-chip components whatsoever. The tag harvests energy from the incoming mm-wave continuous wave (CW) signal transmitted by the reader and then uses a 60 GHz free-running oscillator to transmit back pulse-width modulated bursts. An in-depth treatment of the voltage multiplier and associated matching network and implications on tag range are presented. With 2 dBm mm-wave input power, the tag achieves a rate of 5 kb/s. The RFIC size is 1.3 #x00D7; 0.95 mm2 including pads.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL3BlbGxlcmFubzEwLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9wZWxsZXJhbm8xMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEuClSzT2zHQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzT1CnQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cGVsbGVyYW5vMTAucGRmAAAOACAADwBwAGUAbABsAGUAcgBhAG4AbwAxADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvcGVsbGVyYW5vMTAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2010.2049916}}

@article{maurath12,
	Author = {Maurath, Dominic and Becker, P.F. and Spreemann, D. and Manoli, Y.},
	Date-Added = {2012-12-18 11:03:54 +0800},
	Date-Modified = {2013-01-25 08:24:56 +0800},
	Doi = {10.1109/JSSC.2012.2188562},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {active diode design;active diode rectifier;active full-wave rectifier design;active low-voltage rectification;adaptive charge pump;electromagnetic energy transducers;electromagnetic generators;maximum power point tracking;medical implants;micro energy harvesting;size 0.35 mum;twin-well CMOS process;ultra-low power consumption;vibration-driven electromagnetic transducers;voltage 0.48 V to 3.3 V;voltage up-conversion;wireless sensor nodes;electromagnetic waves;energy harvesting;maximum power point trackers;power consumption;transducers;},
	Month = {Jun},
	Number = {6},
	Pages = {1369--1380},
	Printed = {1},
	Title = {{Efficient Energy Harvesting With Electromagnetic Energy Transducers Using Active Low-Voltage Rectification and Maximum Power Point Tracking}},
	Volume = {47},
	Year = {2012},
	Abstract = {This paper reports on efficient interfacing of typical vibration-driven electromagnetic transducers for micro energy harvesting. For this reason, an adaptive charge pump for dynamic maximum power point tracking is compared with a novel active full-wave rectifier design. For efficient ultra-low voltage rectification, the introduced active diode design uses a common-gate stage in conjunction with supply-independent biasing. While this active rectifier offers low voltage drops, low complexity and ultra-low power consumption, the adaptive charge pump allows dynamic maximum power point tracking with implicit voltage up-conversion. Hence, efficient energy harvesting with high-resistive transducers, e.g., electromagnetic generators, becomes possible even at buffer voltage levels far above actual transducer output voltages. Both interfaces are fully-integrated in a standard 0.35 #x03BC;m twin-well CMOS process. The designs are optimized for sub-mW transducer power levels and wide supply voltage ranges. Thus, these presented transducer interfaces are particularly suitable for compact micro energy harvesting systems, such as wireless sensor nodes or medical implants. The active diode rectifier achieves efficiencies over 90% at a wide range of input voltage amplitudes of 0.48 V up to 3.3 V. The adaptive charge pump can harvest with a total efficiency of close to 50%, but very independent of the actual buffer voltage. This charge pump starts operating at a supply voltage of 0.8 V, and has an input voltage range of 0.5 V-2.5 V . Finally, results of harvesting from an actual electromagnetic generator prototype are presented.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL21hdXJhdGgxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbWF1cmF0aDEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABL9Dp80DIzhQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CsrgAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm1hdXJhdGgxMi5wZGYAAA4AHAANAG0AYQB1AHIAYQB0AGgAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL21hdXJhdGgxMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2188562}}

@article{ramadass10,
	Author = {Ramadass, Yogesh Kumar and Chandrakasan, Anantha P.},
	Date-Added = {2012-12-18 11:01:09 +0800},
	Date-Modified = {2012-12-18 13:21:45 +0800},
	Doi = {10.1109/JSSC.2009.2034442},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {ambient vibration energy harvesting;bias-flip rectifier;control circuit;full-bridge rectifiers;interface circuitry;output voltage regulation;piezoelectric energy harvesting interface circuit;piezoelectric harvesters;power extraction;shared inductor;storage capacitor;switching DC-DC converters;voltage doublers;DC-DC power convertors;energy harvesting;flip-chip devices;piezoelectric semiconductors;rectifiers;vibrations;voltage control;voltage regulators;},
	Month = {Jan},
	Number = {1},
	Pages = {189--204},
	Title = {{An Efficient Piezoelectric Energy Harvesting Interface Circuit Using a Bias-Flip Rectifier and Shared Inductor}},
	Volume = {45},
	Year = {2010},
	Abstract = {Harvesting ambient vibration energy through piezoelectric means is a popular energy harvesting technique which can potentially supply 10-100's of Â¿W of available power. One of the main limitations of existing piezoelectric harvesters is in their interface circuitry. In this paper, a bias-flip rectifier circuit that can improve the power extraction capability from piezoelectric harvesters over conventional full-bridge rectifiers and voltage doublers by greater than 4X is implemented in a 0.35 µm CMOS process. An efficient control circuit to regulate the output voltage of the rectifier and recharge a storage capacitor is presented. The inductor used within the bias-flip rectifier is shared efficiently with a multitude of switching DC-DC converters within the system reducing the overall component count.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2009.2034442}}

@article{lee12,
	Author = {Lee, I-Ting and Tsai, Yun-Ta and Liu, Shen-Iuan},
	Date-Added = {2012-12-18 10:58:57 +0800},
	Date-Modified = {2012-12-18 10:59:09 +0800},
	Doi = {10.1109/JSSC.2012.2209810},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS technology;PLL;PMOS capacitor;dual-mode phase-frequency detector;frequency 640 MHz;leakage-current-recycling phase-locked loop;peak-to-peak jitter measurement;power 1.2 mW;power consumption;rms jitter;size 65 nm;time 52.2 ps;time 9.6 ps;voltage 1.2 V;voltage dividers;voltage-controlled oscillator;CMOS analogue integrated circuits;jitter;leakage currents;phase locked loops;voltage dividers;voltage-controlled oscillators;},
	Month = {Nov},
	Number = {11},
	Pages = {2693--2700},
	Title = {{A Leakage-Current-Recycling Phase-Locked Loop in 65 nm CMOS Technology}},
	Volume = {47},
	Year = {2012},
	Abstract = {A leakage-current-recycling technique is presented for phase-locked loops (PLLs) in nanoscale CMOS technology. The leakage current of the PMOS capacitor in a PLL is recycled to supply the power for a voltage-controlled oscillator, a divider, and a dual-mode phase-frequency detector. This PLL is fabricated in a 65 nm CMOS technology. The measured peak-to-peak jitter and rms jitter of this PLL at 640 MHz are 52.2 ps and 9.6 ps, respectively. Its power consumption is 1.2 mW for a 1.2 V supply voltage.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2209810}}

@article{joseph05,
	Author = {Joseph, A.D.},
	Date-Added = {2012-12-18 10:53:13 +0800},
	Date-Modified = {2012-12-18 10:53:27 +0800},
	Doi = {10.1109/MPRV.2005.8},
	Issn = {1536-1268},
	Journal = {Pervasive Computing, IEEE},
	Keywords = {data acquisition; energy management; environmental energy harvesting; kinetic energy; piezoelectric materials; sensor networks; thermal energy harvesting; wearable computing concept; data acquisition; energy management systems; piezoelectric materials; power consumption; ubiquitous computing; wearable computers; wireless sensor networks;},
	Month = {Jan--Mar},
	Number = {1},
	Pages = {69--71},
	Title = {{Energy harvesting projects}},
	Volume = {4},
	Year = {2005},
	Abstract = { This article examines how harvesting environmental energy in sensor networks changes the way an application developer views energy management, and discusses prototype devices. Then it proposes devices that combine energy harvesting and data acquisition. Then it explores novel approaches for optimizing the power extracted using piezoelectric materials. The final one explores kinetic and thermal energy harvesting from human users' activities. We usually use energy harvesting systems to convert and collect the environment's energy flows. A new wearable computing concept is considering these energy flows to be data flows as well. Current piezoelectric energy harvesting research falls into two key areas: developing optimal energy harvesting structures and highly efficient electrical circuits to store the generated charge or present it to the load circuit. Our research focuses primarily on the first area, in which the goal is to create small, lightweight structures that couple very well to mechanical excitation and converts the most usable electrical energy.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2pvc2VwaDA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxqb3NlcGgwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEpdwIzQMjGgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzQKymgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6am9zZXBoMDUucGRmAA4AGgAMAGoAbwBzAGUAcABoADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9qb3NlcGgwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MPRV.2005.8}}

@article{vijayaraghavan10,
	Author = {Vijayaraghavan, K. and Rajamani, R.},
	Date-Added = {2012-12-18 10:50:53 +0800},
	Date-Modified = {2012-12-18 10:51:36 +0800},
	Doi = {10.1109/TCST.2009.2018135},
	Issn = {1063-6536},
	Journal = {Control Systems Technology, IEEE Transactions on},
	Keywords = {battery-less wireless traffic sensor;fixed threshold switching;maximal energy harvesting;maximum voltage switching;short duration vibrations;switched inductor;ultra-low power control system;ultra-low power sensor packages;vibration energy;energy harvesting;mechanical energy storage;optimal control;power control;},
	Month = {Mar},
	Number = {2},
	Pages = {252--266},
	Title = {{Ultra-Low Power Control System for Maximal Energy Harvesting From Short Duration Vibrations}},
	Volume = {18},
	Year = {2010},
	Abstract = {With the advent of ultra-low power sensor packages, there is renewed interest in harvesting vibration energy to power them, thus creating a self sustaining battery-less sensor system. The optimal algorithms previously developed in literature to harvest vibration energy are complex and hence require controllers that consume a significant amount of power. The relatively high power requirement combined with the inherent complex design of these algorithms would also limit them to only applications in which sustained vibration energy is available for harvesting. To address these issues, this paper presents new control systems to optimize the amount of energy harvested from short duration vibrations. Only algorithms that can be implemented using simple ultra-low power analog electronic components are considered. The first algorithm termed ``fixed threshold switching'', has been adapted from literature on harvesting energy from sustained vibration. The second and third algorithms are new optimal control algorithms termed ``maximum voltage switching'' and ``switched inductor'', respectively. The three algorithms are theoretically evaluated and compared for a short duration vibration application. The final section of this paper presents experimental results from the implementation of all the three algorithms on a new battery-less wireless traffic sensor.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIE1TRUUvUGFwZXJzL3ZpamF5YXJhZ2hhdmFuMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBqAAAAAABqAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1FHZpamF5YXJhZ2hhdmFuMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3AzNAyMWAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArKWAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgBATWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp2aWpheWFyYWdoYXZhbjEwLnBkZgAOACoAFAB2AGkAagBhAHkAYQByAGEAZwBoAGEAdgBhAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3ZpamF5YXJhZ2hhdmFuMTAucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCxALYAvgDAAmwCcQJ8AoUCkwKXAp4CpwKsArkCvALOAtEC1gAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALY},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCST.2009.2018135}}

@article{sudevalayam11,
	Author = {Sudevalayam, S. and Kulkarni, P.},
	Date-Added = {2012-12-18 10:49:00 +0800},
	Date-Modified = {2012-12-18 10:49:17 +0800},
	Doi = {10.1109/SURV.2011.060710.00094},
	Issn = {1553-877X},
	Journal = {Communications Surveys Tutorials, IEEE},
	Keywords = {battery-powered node;electrical energy conversion;energy harvesting sensor node;energy sources;energy storage;sensing coverage;sensing reliability;sensor networks;transmission coverage;distributed sensors;energy harvesting;energy storage;reliability;},
	Number = {3},
	Pages = {443--461},
	Title = {{Energy Harvesting Sensor Nodes: Survey and Implications}},
	Volume = {13},
	Year = {2011},
	Abstract = {Sensor networks with battery-powered nodes can seldom simultaneously meet the design goals of lifetime, cost, sensing reliability and sensing and transmission coverage. Energy-harvesting, converting ambient energy to electrical energy, has emerged as an alternative to power sensor nodes. By exploiting recharge opportunities and tuning performance parameters based on current and expected energy levels, energy harvesting sensor nodes have the potential to address the conflicting design goals of lifetime and performance. This paper surveys various aspects of energy harvesting sensor systems- architecture, energy sources and storage technologies and examples of harvesting-based nodes and applications. The study also discusses the implications of recharge opportunities on sensor node operation and design of sensor network solutions.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL3N1ZGV2YWxheWFtMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EXN1ZGV2YWxheWFtMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3BHNAyNmAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArLmAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzdWRldmFsYXlhbTExLnBkZgAADgAkABEAcwB1AGQAZQB2AGEAbABhAHkAYQBtADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zdWRldmFsYXlhbTExLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SURV.2011.060710.00094}}

@article{kimball09,
	Author = {Kimball, J.W. and Kuhn, B.T. and Balog, R.S.},
	Date-Added = {2012-12-18 10:47:38 +0800},
	Date-Modified = {2012-12-18 10:47:49 +0800},
	Doi = {10.1109/TPEL.2008.2009056},
	Issn = {0885-8993},
	Journal = {Power Electronics, IEEE Transactions on},
	Keywords = {LiFePO4;Pareto curves;energy flow control;energy generation;energy harvesting device;energy storage;fault tolerance;lithium-iron-phosphate batteries;maximum power point tracking;multicrystalline silicon solar cells;primary batteries;remote applications;unattended solar energy harvesting supply;energy harvesting;energy storage;fault tolerance;lithium compounds;primary cells;solar energy conversion;},
	Month = {Apr},
	Number = {4},
	Pages = {952--962},
	Title = {{A System Design Approach for Unattended Solar Energy Harvesting Supply}},
	Volume = {24},
	Year = {2009},
	Abstract = {Remote devices, such as sensors and communications devices, require continuously available power. In many applications, conventional approaches are too expensive, too large, or unreliable. For short-term needs, primary batteries may be used. However, they do not scale up well for long-term installations. Instead, energy harvesting methods must be used. Here, a system design approach is introduced that results in a highly reliable, highly available energy harvesting device for remote applications. First, a simulation method that uses climate data and target availability produces Pareto curves for energy storage and generation. This step determines the energy storage requirement in watt-hours and the energy generation requirement in watts. Cost, size, reliability, and longevity requirements are considered to choose particular storage and generation technologies, and then to specify particular components. The overall energy processing system is designed for modularity, fault tolerance, and energy flow control capability. Maximum power point tracking is used to optimize solar panel performance. The result is a highly reliable, highly available power source. Several prototypes have been constructed and tested. Experimental results are shown for one device that uses multicrystalline silicon solar cells and lithium-iron-phosphate batteries to achieve 100% availability. Future designers can use the same approach to design systems for a wide range of power requirements and installation locations.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TPEL.2008.2009056}}

@article{liang12,
	Author = {Liang, Junrui and Liao, Wei-Hsin},
	Date-Added = {2012-12-18 10:46:17 +0800},
	Date-Modified = {2012-12-18 11:24:31 +0800},
	Doi = {10.1109/TMECH.2011.2160275},
	Issn = {1083-4435},
	Journal = {Mechatronics, IEEE/ASME Transactions on},
	Keywords = {equivalent impedance network;harmonically excited PEH systems;harvested power optimization;impedance analyses;impedance analysis;impedance matching theory;impedance modeling;interface circuits;mechanical schematics;nonlinear harvesting circuits;parallel synchronized switch harvesting;piezoelectric energy harvesting systems;piezoelectric transducer;series synchronized switch harvesting;standard energy harvesting;energy harvesting;impedance matching;piezoelectric transducers;},
	Month = {Dec},
	Number = {6},
	Pages = {1145--1157},
	Title = {{Impedance Modeling and Analysis for Piezoelectric Energy Harvesting Systems}},
	Volume = {17},
	Year = {2012},
	Abstract = {In a piezoelectric energy harvesting (PEH) system, the dynamics and harvested power vary with different interface circuits connected. The impedance matching theory was regarded as the theoretical base for the harvested power optimization in the harmonically excited PEH systems. The previous literature started the impedance analyses based on the proposition that the harvested power is maximized when the output impedance of the piezoelectric transducer is matched by the input impedance of the harvesting circuit. Yet, retrospecting to the origin of the impedance matching theory, a philosophical problem is found with this proposition. Moreover, the definition, constraint, and composition of the equivalent impedance in the real (nonlinear) harvesting circuits were not clear as well. This paper clarifies these concepts and provides the impedance modeling and analysis for the PEH systems with different interface circuits, including standard energy harvesting, parallel synchronized switch harvesting on inductor, and series synchronized switch harvesting on inductor. The equivalent impedance network and corresponding mechanical schematics of a general PEH system are proposed. The difference between the PEH equivalent impedance network and the conventional impedance network is discussed. The harvested power is investigated based on this impedance analysis. The analytical results show good agreement with the experiments carried out on a base excited PEH device.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xpYW5nMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xpYW5nMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3BbNAyKKAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArIKAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsaWFuZzEyLnBkZgAADgAYAAsAbABpAGEAbgBnADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9saWFuZzEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TMECH.2011.2160275}}

@article{tan11,
	Author = {Tan, Yen Kheng and Panda, S.K.},
	Date-Added = {2012-12-18 10:44:22 +0800},
	Date-Modified = {2013-02-11 16:59:16 +0800},
	Doi = {10.1109/TIE.2010.2102321},
	Issn = {0278-0046},
	Journal = {Industrial Electronics, IEEE Transactions on},
	Keywords = {closed-loop voltage feedback control;hybrid energy harvesting;hybrid indoor ambient light;maximum power point tracking;power 621 muW;power management circuit;system form factor;thermal energy sources;wireless sensor nodes;closed loop systems;energy harvesting;maximum power point trackers;photothermal conversion;voltage control;wireless sensor networks;},
	Month = {Sep},
	Number = {9},
	Pages = {4424--4435},
	Title = {{Energy Harvesting From Hybrid Indoor Ambient Light and Thermal Energy Sources for Enhanced Performance of Wireless Sensor Nodes}},
	Volume = {58},
	Year = {2011},
	Abstract = {In this paper, a hybrid of indoor ambient light and thermal energy harvesting scheme that uses only one power management circuit to condition the combined output power harvested from both energy sources is proposed to extend the lifetime of the wireless sensor node. By avoiding the use of individual power management circuits for multiple energy sources, the number of components used in the hybrid energy harvesting (HEH) system is reduced and the system form factor, cost and power losses are thus reduced. An efficient microcontroller-based ultra low power management circuit with fixed voltage reference based maximum power point tracking is implemented with closed-loop voltage feedback control to ensure near maximum power transfer from the two energy sources to its connected electronic load over a wide range of operating conditions. From the experimental test results obtained, an average electrical power of 621~µW is harvested by the optimized HEH system at an average indoor solar irradiance of 1010 lux and a thermal gradient of 10 K, which is almost triple of that can be obtained with conventional single-source thermal energy harvesting method.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL3RhbjExLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQl0YW4xMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEuMZiymnE8QAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAymlUcQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dGFuMTEucGRmAAAOABQACQB0AGEAbgAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdGFuMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TIE.2010.2102321}}

@article{lu11,
	Author = {Lu, Chao and Raghunathan, V. and Roy, K.},
	Date-Added = {2012-12-18 10:42:32 +0800},
	Date-Modified = {2013-02-10 22:41:01 +0800},
	Doi = {10.1109/JETCAS.2011.2162161},
	Issn = {2156-3357},
	Journal = {Emerging and Selected Topics in Circuits and Systems, IEEE Journal on},
	Keywords = {architecture perspectives;battery-powered embedded systems;design space exploration;implantable biomedical devices;low power applications;microscale energy harvesting systems;performance evaluation;power supply;system composition;system perspectives;wireless sensor networks;energy harvesting;},
	Month = {Sep},
	Number = {3},
	Pages = {254--266},
	Printed = {1},
	Rating = {4},
	Read = {1},
	Title = {{Efficient Design of Micro-Scale Energy Harvesting Systems}},
	Volume = {1},
	Year = {2011},
	Abstract = {Micro-scale energy harvesting has emerged as an attractive and increasingly feasible option to alleviate the power supply challenge in a variety of low power applications, such as wireless sensor networks, implantable biomedical devices, etc. While the basic idea and system composition of micro-scale energy harvesting systems have been explored and applied in a number of prototypes in recent years, designing micro-scale efficient energy harvesting systems require an in-depth understanding of various design factors and tradeoffs. This paper provides an overview of the area of micro-scale energy harvesting and addresses various challenges and considerations involved from circuit, architecture and system perspectives. This paper explicitly highlights several subtle but essential design differences that distinguish energy harvesting systems from battery-powered embedded systems. Moreover, we envision the necessity and importance of developing a simulation tool that enables design space exploration and quick performance evaluation at the early design phase. The practical issues, challenges and considerations for implementation of this envisaged simulation tool is discussed in this paper.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2x1MTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGx1MTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3BfNAyMmAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArKmAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsdTExLnBkZgAOABIACABsAHUAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2x1MTEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JETCAS.2011.2162161}}

@article{yoo12,
	Author = {Yoo, Hongseok and Shim, Moonjoo and Kim, Dongkyun},
	Date-Added = {2012-12-18 10:40:29 +0800},
	Date-Modified = {2012-12-18 10:40:41 +0800},
	Doi = {10.1109/LCOMM.2011.120211.111501},
	Issn = {1089-7798},
	Journal = {Communications Letters, IEEE},
	Keywords = {NS-2 simulation;duty-cycle scheduling based on prospective;duty-cycle scheduling based on residual energy;dynamic duty-cycle scheduling scheme;energy consumption;energy harvesting;energy-harvesting wireless sensor network;sleep latency reduction;energy consumption;energy harvesting;scheduling;wireless sensor networks;},
	Month = {Feb},
	Number = {2},
	Pages = {202--204},
	Title = {{Dynamic Duty-Cycle Scheduling Schemes for Energy-Harvesting Wireless Sensor Networks}},
	Volume = {16},
	Year = {2012},
	Abstract = {In this letter, we propose two novel dynamic duty-cycle scheduling schemes (called DSR and DSP) in order to reduce sleep latency, while achieving balanced energy consumption among sensor nodes in wireless sensor networks (WSNs) with energy harvesting capability. In DSR, each sensor node is allowed to adjust its duty-cycle according to the current amount of residual energy only. Since the residual energy of nodes in energy-harvesting WSNs can increase over time due to their harvesting opportunity, the estimation of prospective increase in their residual energy is useful to achieve our goal. Hence, DSP allows each of sensor nodes to reduce its duty-cycle more aggressively in proportion to such an increase. Through NS-2 simulations, we verified that our proposed schemes outperform the duty-cycle scheduling scheme used in a representative existing MAC protocol such as RI-MAC.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/LCOMM.2011.120211.111501}}

@article{hande10,
	Author = {Hande, A. and Bridgelall, R. and Zoghi, B.},
	Date-Added = {2012-12-18 10:29:03 +0800},
	Date-Modified = {2012-12-18 10:29:11 +0800},
	Doi = {10.1109/JPROC.2010.2050670},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {active RFID tags;disaster asset monitoring;energy storage device;piezoelectric vibration energy harvesting;power management circuit;radio frequency identification;condition monitoring;energy harvesting;radiofrequency identification;risk analysis;vibrations;},
	Month = {Sep},
	Number = {9},
	Pages = {1620--1628},
	Title = {Vibration Energy Harvesting for Disaster Asset Monitoring Using Active RFID Tags},
	Volume = {98},
	Year = {2010},
	Abstract = {This paper highlights the importance of energy harvesting in high-value asset monitoring applications involving use of active RFID tags. The paper begins by highlighting advantages of active tags including improved range and read rate in electromagnetically unfriendly environments. Although a battery can substantially improve performance, it limits maintenance-free operational life. Therefore, harvesting energy from sources such as vibration is shown to address this shortcoming but these sources must be adequate, available throughout the life of the application, and highly efficient. Piezoelectric vibration energy harvesting design procedures and components for such systems are identified. This includes three key components, namely, the energy harvesting transducer, power management circuit, and energy storage device. Each component of the energy harvesting system is described and important design criteria are highlighted. Finally, the paper concludes by analyzing vibration data from high value assets used during disaster relief, and describing preliminary results of an energy harvesting prototype with details on system form factors, efficiency, and life.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2hhbmRlMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2hhbmRlMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASl3BDNAyKMAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADNArIMAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpoYW5kZTEwLnBkZgAADgAYAAsAaABhAG4AZABlADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9oYW5kZTEwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2010.2050670}}

@article{bandyopadhyay12,
	Author = {Bandyopadhyay, S. and Chandrakasan, Anantha P.},
	Date-Added = {2012-12-18 10:01:21 +0800},
	Date-Modified = {2012-12-18 13:19:55 +0800},
	Doi = {10.1109/JSSC.2012.2197239},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;MPPT;control circuits;dual-path architecture;efficiency 58 percent;efficiency 79 percent;efficiency 83 percent;efficiency 96 percent;energy harvesting;energy-harvesting sources;harvesters;inductor sharing;input voltages;maximum power point tracking;peak efficiency improvement;peak tracking efficiency;photovoltaic boost;photovoltaic harvester;photovoltaic source;piezoelectric buck-boost converters;piezoelectric source;platform architecture combining energy;reconfigurable multiinput multioutput switch matrix;single inductor;size 0.35 mum;solar energy;solar source;thermal energy;thermal source;thermoelectric boost;thermoelectric source;time-based power monitor;two-stage approach;vibration energy;vibration source;voltage 20 mV to 5 V;CMOS integrated circuits;energy harvesting;maximum power point trackers;photovoltaic power systems;piezoelectric transducers;power inductors;solar power;thermoelectric conversion;},
	Month = {Sep},
	Number = {9},
	Pages = {2199--2215},
	Title = {{Platform Architecture for Solar, Thermal, and Vibration Energy Combining With MPPT and Single Inductor}},
	Volume = {47},
	Year = {2012},
	Abstract = {A platform architecture combining energy from solar, thermal, and vibration sources is presented. A dual-path architecture for energy harvesting is employed that has a peak efficiency improvement of 11%-13% over the traditional two-stage approach. The system implemented consists of a reconfigurable multi-input, multi-output switch matrix that combines energy from three distinct energy-harvesting sources-photovoltaic, thermoelectric, and piezoelectric. The system can handle input voltages from 20 mV to 5 V and is capable of extracting maximum power from individual harvesters all at the same time utilizing a single inductor. A proposed time-based power monitor is used for achieving maximum power point tracking for the photovoltaic harvester. This has a peak tracking efficiency of 96%. The peak efficiencies achieved with inductor sharing are 83%, 58%, and 79% for photovoltaic boost, thermoelectric boost, and piezoelectric buck-boost converters, respectively. The switch matrix and the control circuits are implemented on a 0.35- #x03BC;m CMOS process.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QH01TRUUvUGFwZXJzL2JhbmR5b3BhZGh5YXkxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGkAAAAAAGkAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUTYmFuZHlvcGFkaHlheTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKXf3M0DIpYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CshYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACAD9NYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJhbmR5b3BhZGh5YXkxMi5wZGYAAA4AKAATAGIAYQBuAGQAeQBvAHAAYQBkAGgAeQBhAHkAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAyVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JhbmR5b3BhZGh5YXkxMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AsAC1AL0AvwJnAmwCdwKAAo4CkgKZAqICpwK0ArcCyQLMAtEAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC0w==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2012.2197239}}

@article{tashiro11,
	Author = {Tashiro, K. and Wakiwaka, H. and Inoue, S. and Uchiyama, Y.},
	Date-Added = {2012-12-18 09:40:54 +0800},
	Date-Modified = {2013-01-25 08:25:12 +0800},
	Doi = {10.1109/TMAG.2011.2158190},
	Issn = {0018-9464},
	Journal = {Magnetics, IEEE Transactions on},
	Keywords = {circuit design model;cloudy day;energy harvesting module;frequency 60 Hz;iron cores;magnetic flux density;power 6.32 mW;power-line magnetic noise;resonant capacitor;self-sufficient devices;wireless sensor network;cores;energy harvesting;power cables;wireless sensor networks;},
	Month = {Oct},
	Number = {10},
	Pages = {4441--4444},
	Printed = {1},
	Rating = {5},
	Read = {1},
	Title = {{Energy Harvesting of Magnetic Power-Line Noise}},
	Volume = {47},
	Year = {2011},
	Abstract = {The purpose of this study is to demonstrate the energy harvesting of power-line magnetic noise. To the best of the authors' knowledge, no research has yet been carried out to confirm this possibility. In this paper, we present a simple circuit design model, and confirm its validity by experimental results. For small self-sufficient devices in a wireless sensor network, the target energy level is 1 mW. We prepare an energy harvesting module with an air-core coil and resonant capacitor. From experimental and simulated results, we investigate the desired conditions for harvesting 1 mW from a uniform magnetic field of 60 Hz. Through experimental results with iron cores, the benefits and drawbacks of the use of a magnetic core are also discussed. With our best harvested module, we successfully demonstrated the energy harvesting of 6.32 mW from a magnetic field of 21.2 µT at 60 Hz. If the usable magnetic flux density increases tenfold, the harvesting energy increased 100-fold. If the magnetic flux density is at an acceptable level in a public space of 200 µT at 60 Hz, the harvesting power density becomes 130 µW/cm3. This value is comparable to the value of an energy harvesting module of a light source during a cloudy day.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3Rhc2hpcm8xMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNdGFzaGlybzExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABKyoj80DImpQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAM0CseoAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnRhc2hpcm8xMS5wZGYAAA4AHAANAHQAYQBzAGgAaQByAG8AMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3Rhc2hpcm8xMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TMAG.2011.2158190}}

@inproceedings{chong06,
	Author = {Chong, E. and Rasolonjanahary, J.-L. and Sturgess, J. and Baker, A. and Sasse, C.},
	Booktitle = {AC and DC Power Transmission, 2006. ACDC 2006. The 8th IEE International Conference on},
	Date-Added = {2012-12-12 14:29:32 +0800},
	Date-Modified = {2012-12-12 14:29:46 +0800},
	Issn = {0537-9989},
	Keywords = {AREVA T D Technology Centre; airgap; demagnetised magnet; fault current limiting reactor; finite element analysis; hard magnetic material; laminated iron C-core; magnetic hysteresis; power system fault; current limiting reactors; fault current limiters; finite element analysis; iron; laminations; magnetic cores; magnetic hysteresis; permanent magnets; power system faults;},
	Month = {Mar},
	Pages = {251-255},
	Title = {{A novel concept for a fault current limiter}},
	Year = {2006},
	Abstract = { The AREVA T D Technology Centre has proposed a novel type of fault current limiting reactor based on a laminated iron C-core with a demagnetised magnet in its airgap. The fault current limiter will automatically increase its reactance during a fault in a power system to which it is connected. In this paper, the principle used to change the magnetic nature of the device will be explained in detail. This paper will also describe the design of the fault current limiter and demonstrate its fault current limiting performance through a case study.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2Nob25nMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2Nob25nMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASd5MTM7kWWAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM7dUWAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaG9uZzA2LnBkZgAADgAYAAsAYwBoAG8AbgBnADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaG9uZzA2LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@article{IEEE_Std_1076,
	Date-Added = {2012-12-12 03:47:01 +0800},
	Date-Modified = {2012-12-12 03:54:36 +0800},
	Doi = {10.1109/IEEESTD.2004.95752},
	Journal = {IEC 61691-1-1 First edition 2004-10; IEEE 1076},
	Pages = {0-298},
	Title = {{IEC/IEEE Behavioural Languages - Part 1-1: VHDL Language Reference Manual (Adoption of IEEE Std 1076-2002)}},
	Year = {2004},
	Abstract = {VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hard-ware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/IEEESTD.2004.95752}}

@article{anderson04,
	Author = {Anderson, Jason H. and Najm, Farid N.},
	Date-Added = {2012-12-10 01:19:33 +0800},
	Date-Modified = {2012-12-10 01:20:49 +0800},
	Doi = {10.1109/TVLSI.2004.831478},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {FPGA design;FPGA interconnect architecture;capacitance prediction;digital CMOS circuit;dynamic power consumption;electronic engineering computing;field programmable gate array;interconnect capacitance;logic delay activity;noise limitations;power aware layout synthesis;power estimation;prediction models;switching activity;zero delay activity;CMOS digital integrated circuits;electronic engineering computing;field programmable gate arrays;integrated circuit design;integrated circuit interconnections;integrated circuit noise;low-power electronics;},
	Month = {Oct},
	Number = {10},
	Pages = {1015--1027},
	Title = {{Power estimation techniques for FPGAs}},
	Volume = {12},
	Year = {2004},
	Abstract = {The dynamic power consumed by a digital CMOS circuit is directly proportional to both switching activity and interconnect capacitance. In this paper, we consider early prediction of net activity and interconnect capacitance in field-programmable gate array (FPGA) designs. We develop empirical prediction models for these parameters, suitable for use in power-aware layout synthesis, early power estimation/planning, and other applications. We examine how switching activity on a net changes when delays are zero (zero delay activity) versus when logic delays are considered (logic delay activity) versus when both logic and routing delays are considered (routed delay activity). We then describe a novel approach for prelayout activity prediction that estimates a net's routed delay activity using only zero or logic delay activity values, along with structural and functional circuit properties. For capacitance prediction, we show that prediction accuracy is improved by considering aspects of the FPGA interconnect architecture in addition to generic parameters, such as net fanout and bounding box perimeter length. We also demonstrate that there is an inherent variability (noise) in the switching activity and capacitance of nets that limits the accuracy attainable in prediction. Experimental results show the proposed prediction models work well given the noise limitations.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2FuZGVyc29uMDQucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmFuZGVyc29uMDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb+xHM6ukZAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6niZAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczphbmRlcnNvbjA0LnBkZgAOAB4ADgBhAG4AZABlAHIAcwBvAG4AMAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FuZGVyc29uMDQucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TVLSI.2004.831478}}

@inproceedings{ketkar02,
	Author = {Ketkar, M. and Sapatnekar, S.S.},
	Booktitle = {Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on},
	Date-Added = {2012-12-10 01:17:45 +0800},
	Date-Modified = {2012-12-10 01:17:56 +0800},
	Doi = {10.1109/ICCAD.2002.1167561},
	Issn = {1092-3152},
	Keywords = {SATVA CAD tool; combined optimization; dual threshold voltage assignment; enumerative approach; gate delay; leakage power; leakage-delay tradeoffs; pruning techniques; standby power optimization; threshold voltage optimization; transistor sizing; two-step procedure; VLSI; circuit layout CAD; circuit optimisation; delay estimation; integrated circuit layout; leakage currents;},
	Month = {Nov},
	Pages = {375--378},
	Title = {Standby power optimization via transistor sizing and dual threshold voltage assignment},
	Year = {2002},
	Abstract = {This paper presents a novel enumerative approach, with provable and efficient pruning techniques, for dual threshold voltage (Vt) assignment at the transistor level. Since the use of low Vt may entail a substantial increase in leakage power, we formulate the problem as one of combined optimization for leakage-delay tradeoffs under Vt optimization and sizing. Based on an analysis of the effects of these two transforms on the delay and leakage, we justify a two-step procedure for performing this optimization. Results are presented on the ISCAS85 benchmark suite favorably comparing our approach with an existing sensitivity-based optimizer.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2tldGthcjAyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxrZXRrYXIwMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm/rvzOrorgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzOp4LgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2V0a2FyMDIucGRmAA4AGgAMAGsAZQB0AGsAYQByADAAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rZXRrYXIwMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICCAD.2002.1167561}}

@article{gupta00,
	Author = {Gupta, S. and Najm, Farid N.},
	Date-Added = {2012-12-10 00:43:05 +0800},
	Date-Modified = {2012-12-10 01:20:43 +0800},
	Doi = {10.1109/92.820758},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {average error;average input signal probability;benchmark circuits;characterization process;combinational logic circuit;four-dimensional table;glitching activity;high-level power estimation;input transition density;input/output signal statistics;input/output signal switching statistics;output zero-delay transition density;power dissipation;power macromodel;rms error;spatial correlation coefficient;table model;CMOS logic circuits;VLSI;combinational circuits;delays;high level synthesis;integrated circuit design;low-power electronics;},
	Month = {Feb},
	Number = {1},
	Pages = {18--29},
	Title = {Power modeling for high-level power estimation},
	Volume = {8},
	Year = {2000},
	Abstract = {In this paper, we propose a modeling approach that captures the dependence of the power dissipation of a combinational logic circuit on its input/output signal switching statistics. The resulting power macromodel, consisting of a single four-dimensional table, can be used to estimate the power consumed in the circuit for any given input/output signal statistics. Given a low-level (typically gate-level) description of the circuit, we describe a characterization process by which such a table model can be automatically built. The four dimensions of our table-based model are the average input signal probability, average input transition density, average spatial correlation coefficient, and average output zero-delay transition density. This approach has been implemented and models have been built for many benchmark circuits. Over a wide range of input signal statistics, we show that this model gives very good accuracy, with an rms error of about 4% and average error of about 6%. Except for one out of about 10 000 cases, the largest error observed was under 20%. If one ignores the glitching activity, then the rms error becomes under 1%, the average error becomes under 5%, and the largest error observed in all cases is under 18%.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2d1cHRhMDAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2d1cHRhMDAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb9ynM6uEyAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6nCyAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpndXB0YTAwLnBkZgAADgAYAAsAZwB1AHAAdABhADAAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ndXB0YTAwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.820758}}

@article{givargis02,
	Author = {Givargis, T. and Vahid, F.},
	Date-Added = {2012-12-10 00:40:53 +0800},
	Date-Modified = {2012-12-10 00:41:07 +0800},
	Doi = {10.1109/TCAD.2002.804107},
	Issn = {0278-0070},
	Journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
	Keywords = {Platune; SOC platform; design space exploration algorithm; embedded application simulation; exploration speed; low-power design; output performance; parameter tuning; platform-based design; power estimation techniques; power metrics; system-on-a-chip platforms; tuning framework; VLSI; circuit CAD; circuit simulation; embedded systems; integrated circuit design; low-power electronics; system-on-chip;},
	Month = {Nov},
	Number = {11},
	Pages = {1317--1327},
	Title = {Platune: a tuning framework for system-on-a-chip platforms},
	Volume = {21},
	Year = {2002},
	Abstract = { System-on-a-chip (SOC) platform manufacturers are increasingly adding configurable features that provide power and performance flexibility in order to increase a platform's applicability. This paper presents a framework, called Platune, for performance and power tuning of one such SOC platform. Platune is used to simulate an embedded application that is mapped onto the SOC platform and output performance and power metrics for any configuration of the SOC platform. Furthermore, Platune is used to automatically explore the large configuration space of such an SOC platform. The versatility, in terms of accuracy and speed of exploration, of Platune is demonstrated experimentally using three large benchmark examples. The power estimation techniques for processors, caches, memories, buses, and peripherals combined with the design space exploration algorithm deployed by Platune form a methodology for design-of tuning frameworks for parameterized SOC platforms in general.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2dpdmFyZ2lzMDIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmdpdmFyZ2lzMDIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb9wPM6uDsAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6nBsAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpnaXZhcmdpczAyLnBkZgAOAB4ADgBnAGkAdgBhAHIAZwBpAHMAMAAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2dpdmFyZ2lzMDIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2002.804107}}

@article{macii98,
	Author = {Macii, E. and Pedram, M. and Somenzi, F.},
	Cites = {najm94},
	Date-Added = {2012-12-10 00:36:29 +0800},
	Date-Modified = {2012-12-10 01:25:48 +0800},
	Doi = {10.1109/43.736181},
	Issn = {0278-0070},
	Journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
	Keywords = {VLSI;automatic design;circuit optimization;circuit reliability;cooling;design constraints;design flow;design parameters;estimation;high-end products;high-level power modeling;high-speed computations;low-power VLSI systems;power consumption;power dissipation;power modeling;testability;wireless communication systems;VLSI;circuit optimisation;design for testability;high level synthesis;integrated circuit design;integrated circuit modelling;integrated circuit reliability;low-power electronics;},
	Month = {Nov},
	Number = {11},
	Pages = {1061--1079},
	Title = {High-level power modeling, estimation, and optimization},
	Volume = {17},
	Year = {1998},
	Abstract = {Silicon area, performance, and testability have been, so far, the major design constraints to be met during the development of digital very-large-scale-integration (VLSI) systems. In recent years, however, things have changed; increasingly, power has been given weight comparable to the other design parameters. This is primarily due to the remarkable success of personal computing devices and wireless communication systems, which demand high-speed computations with low power consumption. In addition, there exists a strong pressure for manufacturers of high-end products to keep power under control, due to the increased costs of packaging and cooling this type of device. Last, the need of ensuring high circuit reliability has turned out to be more stringent. The availability of tools for the automatic design of low-power VLSI systems has thus become necessary. More specifically, following a natural trend, the interests of the researchers have lately shifted to the investigation of power modeling, estimation, synthesis, and optimization techniques that account for power dissipation during the early stages of the design flow. This paper surveys representative contributions to this area that have appeared in the recent literature },
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL21hY2lpOTgucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C21hY2lpOTgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAScA9LM6t9iUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6m7iAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptYWNpaTk4LnBkZgAADgAYAAsAbQBhAGMAaQBpADkAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tYWNpaTk4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/43.736181}}

@article{burch93,
	Author = {Burch, R. and Najm, Farid N. and Yang, P. and Trick, T.N.},
	Date-Added = {2012-12-10 00:26:34 +0800},
	Date-Modified = {2012-12-10 01:20:43 +0800},
	Doi = {10.1109/92.219908},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {Monte Carlo approach;VLSI design;VLSI power dissipation;experimental results;power estimation;probabilistic techniques;randomly generated input patterns;simulation-based techniques;Monte Carlo methods;VLSI;circuit CAD;logic CAD;},
	Month = {Mar},
	Number = {1},
	Pages = {63--71},
	Title = {A Monte Carlo approach for power estimation},
	Volume = {1},
	Year = {1993},
	Abstract = {The authors investigate a power estimation technique for VLSI that combines the accuracy of simulation-based techniques with the speed of the probabilistic techniques. The resulting method is statistical in nature; it consists of applying randomly generated input patterns to the circuit and monitoring, with a simulator, the resulting power value. This is continued until a value of power is obtained with a desired accuracy, at a specified confidence level. The authors present the algorithm and experimental results, and discuss the superiority of the approach.<>},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2J1cmNoOTMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2J1cmNoOTMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb8kLM6t3fAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6m1fAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpidXJjaDkzLnBkZgAADgAYAAsAYgB1AHIAYwBoADkAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9idXJjaDkzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.219908}}

@article{unsal03,
	Author = {Unsal, O.S. and Koren, I.},
	Cites = {najm94},
	Date-Added = {2012-12-10 00:19:50 +0800},
	Date-Modified = {2012-12-10 00:20:20 +0800},
	Doi = {10.1109/JPROC.2003.814617},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {compiler; microarchitecture; operating system; power-aware design; real-time systems; computer architecture; power consumption; real-time systems;},
	Month = {Jul},
	Number = {7},
	Pages = {1055--1069},
	Title = {System-level power-aware design techniques in real-time systems},
	Volume = {91},
	Year = {2003},
	Abstract = { Power and energy consumption has recently become an important issue and consequently, power-aware techniques are being devised at all levels of system design; from the circuit and device level, to the architectural, compiler, operating system, and networking layers. In this paper, we concentrate on power-aware design techniques for real-time systems. While the main focus is on hard real-time, soft real-time systems are considered as well. We start with the motivation for focusing on these systems and provide a brief discussion on power and energy objectives. We then follow with a survey of current research on a layer-by-layer basis. We conclude with illustrative examples and open research challenges. This paper provides an overview of power-aware techniques for the real-time system engineer as well as an up-to-date reference list for the researcher.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3Vuc2FsMDMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3Vuc2FsMDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb8GbM6tvoAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6mtoAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp1bnNhbDAzLnBkZgAADgAYAAsAdQBuAHMAYQBsADAAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy91bnNhbDAzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2003.814617}}

@article{courtland12,
	Author = {Courtland, R.},
	Date-Added = {2012-12-09 05:56:51 +0800},
	Date-Modified = {2012-12-09 11:14:05 +0800},
	Doi = {10.1109/MSPEC.2012.6117831},
	Issn = {0018-9235},
	Journal = {Spectrum, IEEE},
	Keywords = {3D TSV technology;IC;electronic component;integrated circuit manufacture;microchip;transistor scaling;integrated circuit design;integrated circuit manufacture;microprocessor chips;semiconductor industry;three-dimensional integrated circuits;},
	Month = {Jan},
	Number = {1},
	Pages = {33--35},
	Title = {{ICs grow up}},
	Volume = {49},
	Year = {2012},
	Abstract = {The integrated circuit could use a lift. Almost 50 years after Gordon Moore forecast the path toward faster, cheaper chips, we've miniaturized electronic components so much that we're increasingly colliding with fundamental physical limitations. The days of simple transistor scaling are long behind us - the latest, greatest chips are a hodgepodge of materials and design tweaks. These chips also leak a lot of power, and they contain transistors that are so variable in quality they're difficult to run as intended. Fortunately, chipmakers are pursuing a pair of innovations that will give dramatic boosts in the two categories that really count: performance and power consumption. In both cases, the trick will be to build up and into the third dimension. And manufacturers will do it at the level of both the individual transistor and the full microchip. In 2012, the chip will start to become the cube.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2NvdXJ0bGFuZDEyLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9jb3VydGxhbmQxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm+jFzOrSvQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzOpiPQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y291cnRsYW5kMTIucGRmAAAOACAADwBjAG8AdQByAHQAbABhAG4AZAAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY291cnRsYW5kMTIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MSPEC.2012.6117831}}

@webpage{NVIDIA-Kepler12,
	Date-Added = {2012-12-09 05:31:01 +0800},
	Date-Modified = {2012-12-09 05:36:04 +0800},
	Institution = {NVIDIA Corporation},
	Lastchecked = {Dec 9, 2012},
	Title = {{NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110}},
	Url = {http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf},
	Year = {2012},
	Bdsk-Url-1 = {http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf}}

@article{goldstine96,
	Author = {Goldstine, H.H. and Goldstine, A.},
	Date-Added = {2012-12-09 05:13:33 +0800},
	Date-Modified = {2012-12-09 05:13:48 +0800},
	Doi = {10.1109/85.476557},
	Issn = {1058-6180},
	Journal = {Annals of the History of Computing, IEEE},
	Keywords = {ENIAC;Electronic Numerical Integrator And Computer;general-purpose electronic computing machine;historical paper;reprint;technical information;computers;general purpose computers;history;mainframes;},
	Number = {1},
	Pages = {10--16},
	Title = {{The Electronic Numerical Integrator and Computer (ENIAC)}},
	Volume = {18},
	Year = {1996},
	Abstract = {This paper was first published in Mathematical Tables and Other Aids to Computation just after the ENIAC was announced in 1946. It was the major source of technical information about the machine for the scientific world of the time. Even today it ranks as one of the classic descriptions of the ENIAC. This paper is reprinted by the kind permission of the American Mathematical Society and the National Academy of Sciences},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2dvbGRzdGluZTk2LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9nb2xkc3RpbmU5Ni5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm+onzOrTTgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzOpizgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z29sZHN0aW5lOTYucGRmAAAOACAADwBnAG8AbABkAHMAdABpAG4AZQA5ADYALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZ29sZHN0aW5lOTYucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/85.476557}}

@article{shockley76,
	Author = {Shockley, William},
	Date-Added = {2012-12-09 04:55:44 +0800},
	Date-Modified = {2012-12-09 04:56:21 +0800},
	Doi = {10.1109/T-ED.1976.18463},
	Issn = {0018-9383},
	Journal = {Electron Devices, IEEE Transactions on},
	Month = {Jul},
	Number = {7},
	Pages = {597--620},
	Title = {The path to the conception of the junction transistor},
	Volume = {23},
	Year = {1976},
	Abstract = { The failure in 1945 of experiments proposed by Shockley, on what today would be called thin-film field-effect transistors, was a creative failure that stimulated Bardeen in early 1946 to propose that a surface-state shield blocked the field from the semiconductor's interior. Bell Laboratories' "transistor group to be" for the next eighteen months focused, not on practical, but on scientific aspects of the failure. Focus on the practical resumed (with a step-function increase, lasting several months, in "the will to think" about new concepts of semiconductor amplifiers, as measured by the rate of filling of laboratory notebook pages by Bardeen, Brattain, and Shockley) on 17 November 1947, when in his surface-state research, Brattain penetrated the shield by applying the field through an electrolyte. Within six days, patentable field-effect transistor inventions were conceived. Although useless as devices, these inventions were creative failures used by Bardeen and Brattain to discover the point-contact transistor three weeks later. Five weeks after this discovery, Shockley conceived the junction transistor while designing "imref" experiments on the point-contact transistor's inversion layer so that in 1951, the point-contact transistor in its turn became a creative failure when replaced by the junction transistor whose conception it had aided. But the path of thought to the conception of the junction transistor and the subsequent path to its practical realization are proven to be highly indirect by historical research on laboratory notebook entries. Specifically, Shockley's conception of the junction transistor was delayed by at least four months because he missed opportunities, obvious by hindsight, to recognize the possibility of minority carrier injection. The author hopes that the presentation of details of his limitations in making this important invention may help readers to accept their own limitations and, thereby, to become more persistent and, hence, creative.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3Nob2NrbGV5NzYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnNob2NrbGV5NzYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASb7N/M6tVhAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM6mThAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaG9ja2xleTc2LnBkZgAOAB4ADgBzAGgAbwBjAGsAbABlAHkANwA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3Nob2NrbGV5NzYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/T-ED.1976.18463}}

@incollection{traver03,
	Acmid = {1074335},
	Address = {Chichester, UK},
	Author = {Traver, Cherrice},
	Booktitle = {Encyclopedia of Computer Science},
	Date-Added = {2012-12-05 08:59:38 +0800},
	Date-Modified = {2012-12-05 08:59:48 +0800},
	Isbn = {0-470-86412-5},
	Numpages = {3},
	Pages = {570--572},
	Publisher = {John Wiley and Sons Ltd.},
	Title = {Digital design automation},
	Url = {http://dl.acm.org/citation.cfm?id=1074100.1074335},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3RyYXZlcjAzLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx0cmF2ZXIwMy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEmyzszOS9s1BERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzORNMwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dHJhdmVyMDMucGRmAA4AGgAMAHQAcgBhAHYAZQByADAAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy90cmF2ZXIwMy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=1074100.1074335}}

@incollection{randell03,
	Acmid = {1074334},
	Address = {Chichester, UK},
	Author = {Randell, Brian and Wilkes, Maurice V. and Ceruzzi, Paul E.},
	Booktitle = {Encyclopedia of Computer Science},
	Date-Added = {2012-12-05 08:56:40 +0800},
	Date-Modified = {2012-12-05 09:00:13 +0800},
	Isbn = {0-470-86412-5},
	Numpages = {26},
	Pages = {545--570},
	Publisher = {John Wiley and Sons Ltd.},
	Title = {Digital computers, history of},
	Url = {http://dl.acm.org/citation.cfm?id=1074100.1074334},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3JhbmRlbGwwMy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNcmFuZGVsbDAzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJsxdMzkvTtQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzkTLsAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnJhbmRlbGwwMy5wZGYAAA4AHAANAHIAYQBuAGQAZQBsAGwAMAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JhbmRlbGwwMy5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=1074100.1074334}}

@inproceedings{kaviani96,
	Author = {Kaviani, A. and Brown, S.},
	Booktitle = {Field-Programmable Gate Arrays, 1996. FPGA '96. Proceedings of the 1996 ACM Fourth International Symposium on},
	Date-Added = {2012-12-05 08:50:07 +0800},
	Date-Modified = {2012-12-05 09:01:31 +0800},
	Doi = {10.1109/FPGA.1996.242249},
	Pages = {3--9},
	Title = {Hybrid FPGA Architecture},
	Year = {1996},
	Abstract = { This paper proposes a new field-programmable architecture that is a combination of two existing technologies: Field Programmable Gate Arrays (FPGAs) based on LookUp Tables (LUTs), and Complex Programmable Logic Devices based on PALs/PLAs. The methodology used for development of the new architecture, called Hybrid FPGA, is based on analysis of a large set of benchmark circuits, in which we determine what types of logic resources best match the needs of the circuits. The proposed Hybrid FPGA is evaluated by manually technology mapping a set of circuits into the new architecture and estimating the total chip area needed for each circuit, compared to the area that would be required if only LUTs were available. Preliminary results indicate that compared to LUT-based FPGAs the Hybrid offers savings of more than a factor of two in terms of chip area.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2thdmlhbmk5Ni5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNa2F2aWFuaTk2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJnBW8zkvLcAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzkTDcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmthdmlhbmk5Ni5wZGYAAA4AHAANAGsAYQB2AGkAYQBuAGkAOQA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2thdmlhbmk5Ni5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/FPGA.1996.242249}}

@article{najm94,
	Author = {Najm, Farid N.},
	Cited-By = {unsal03, macii98},
	Date-Added = {2012-12-05 07:55:51 +0800},
	Date-Modified = {2012-12-10 01:25:54 +0800},
	Doi = {10.1109/92.335013},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {VLSI circuits;power dissipation;power estimation techniques;power specifications;review;very large scale integrated circuits;VLSI;monolithic integrated circuits;probability;reviews;statistical analysis;},
	Month = {Dec},
	Number = {4},
	Pages = {446--455},
	Title = {{A survey of power estimation techniques in VLSI circuits}},
	Volume = {2},
	Year = {1994},
	Abstract = {With the advent of portable and high-density microelectronic devices, the power dissipation of very large scale integrated (VLSI) circuits is becoming a critical concern. Accurate and efficient power estimation during the design phase is required in order to meet the power specifications without a costly redesign process. In this paper, we present a review of the power estimation techniques that have recently been proposed.<>},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL25ham05NC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbmFqbTk0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJmor8zkrn4AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzkPf4AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm5ham05NC5wZGYADgAWAAoAbgBhAGoAbQA5ADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbmFqbTk0LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.335013}}

@article{meninger01,
	Author = {Meninger, S. and Mur-Miranda, J.O. and Amirtharajah, R. and Chandrakasan, Anantha P. and Lang, J.H.},
	Date-Added = {2012-12-05 07:50:20 +0800},
	Date-Modified = {2012-12-18 13:19:55 +0800},
	Doi = {10.1109/92.920820},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {0.6 micron;8 muW;CMOS IC;MEMS transducer;autonomous low-power electronic system;delay locked loop;programmable controller;variable capacitor;vibration-to-electric energy conversion;CMOS integrated circuits;capacitors;delay lock loops;micromechanical devices;power supply circuits;programmable controllers;vibrations;},
	Month = {Feb},
	Number = {1},
	Pages = {64--76},
	Title = {Vibration-to-electric energy conversion},
	Volume = {9},
	Year = {2001},
	Abstract = {A system is proposed to convert ambient mechanical vibration into electrical energy for use in powering autonomous low power electronic systems. The energy is transduced through the use of a variable capacitor. Using microelectromechanical systems (MEMS) technology, such a device has been designed for the system. A low-power controller IC has been fabricated in a 0.6-/spl mu/m CMOS process and has been tested and measured for losses. Based on the tests, the system is expected to produce 8 /spl mu/W of usable power. In addition to the fabricated programmable controller, an ultra low-power delay locked loop (DLL)-based system capable of autonomously achieving a steady-state lock to the vibration frequency is described.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.920820}}

@article{kuon07,
	Author = {Kuon, I. and Rose, J.},
	Date-Added = {2012-12-05 05:50:48 +0800},
	Date-Modified = {2012-12-05 09:01:39 +0800},
	Doi = {10.1109/TCAD.2006.884574},
	Issn = {0278-0070},
	Journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
	Keywords = {90 nm;CMOS ASIC;CMOS FPGA;application-specific integrated circuits;area gap;block memory;circuit speed;core logic;critical-path delay;delay comparison;field programmable gate array;flip-flops;hard blocks;hard multipliers;logic density;look-up table-based logic;power comparison;power consumption;CMOS logic circuits;application specific integrated circuits;delays;field programmable gate arrays;table lookup;},
	Month = {Feb},
	Number = {2},
	Pages = {203--215},
	Rating = {4},
	Read = {1},
	Title = {Measuring the Gap Between FPGAs and ASICs},
	Volume = {26},
	Year = {2007},
	Abstract = {This paper presents experimental measurements of the differences between a 90-nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic. We are motivated to make these measurements to enable system designers to make better informed choices between these two media and to give insight to FPGA makers on the deficiencies to attack and, thereby, improve FPGAs. We describe the methodology by which the measurements were obtained and show that, for circuits containing only look-up table-based logic and flip-flops, the ratio of silicon area required to implement them in FPGAs and ASICs is on average 35. Modern FPGAs also contain "hard" blocks such as multiplier/accumulators and block memories. We find that these blocks reduce this average area gap significantly to as little as 18 for our benchmarks, and we estimate that extensive use of these hard blocks could potentially lower the gap to below five. The ratio of critical-path delay, from FPGA to ASIC, is roughly three to four with less influence from block memory and hard multipliers. The dynamic power consumption ratio is approximately 14 times and, with hard blocks, this gap generally becomes smaller},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2t1b24wNy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKa3VvbjA3LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJnt/MzkkYdQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzkIQcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmt1b24wNy5wZGYADgAWAAoAawB1AG8AbgAwADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva3VvbjA3LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2006.884574}}

@article{gupta93,
	Author = {Gupta, R.K. and De Micheli, G.},
	Date-Added = {2012-12-01 00:26:12 +0800},
	Date-Modified = {2012-12-01 00:26:25 +0800},
	Doi = {10.1109/54.232470},
	Issn = {0740-7475},
	Journal = {Design Test of Computers, IEEE},
	Keywords = {Ethernet-based network coprocessor;HardwareC hardware description language;application-specific integrated circuit chips;computer-aided synthesis;digital systems;general-purpose microprocessors;heterogeneous systems;performance requirements;system design;system functionality;tasks;timing constraints;application specific integrated circuits;digital systems;microprocessor chips;systems analysis;},
	Month = {Sep},
	Number = {3},
	Pages = {29-41},
	Title = {Hardware-software cosynthesis for digital systems},
	Volume = {10},
	Year = {1993},
	Abstract = {As system design grows increasingly complex, the use of predesigned components, such as general-purpose microprocessors can simplify synthesized hardware. While the problems in designing systems that contain processors and application-specific integrated circuit chips are not new, computer-aided synthesis of such heterogeneous or mixed systems poses unique problems. The authors demonstrate the feasibility of synthesizing heterogeneous systems by using timing constraints to delegate tasks between hardware and software so that performance requirements can be met. System functionality is captured using the HardwareC hardware description language. The synthesis of an Ethernet-based network coprocessor is discussed as an example.<>},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2d1cHRhOTMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2d1cHRhOTMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASXK9TM3wEGAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3pCGAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpndXB0YTkzLnBkZgAADgAYAAsAZwB1AHAAdABhADkAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ndXB0YTkzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/54.232470}}

@article{coussy09,
	Author = {Coussy, P. and Gajski, D.D. and Meredith, M. and Takach, A.},
	Date-Added = {2012-12-01 00:01:30 +0800},
	Date-Modified = {2013-01-25 08:20:30 +0800},
	Doi = {10.1109/MDT.2009.69},
	Issn = {0740-7475},
	Journal = {Design Test of Computers, IEEE},
	Keywords = {HLS techniques;abstraction level design;high-level synthesis;optimized RTL hardware;high level synthesis;},
	Month = {Jul--Aug},
	Number = {4},
	Pages = {8-17},
	Printed = {1},
	Rating = {3},
	Read = {1},
	Title = {An Introduction to High-Level Synthesis},
	Volume = {26},
	Year = {2009},
	Abstract = {High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2NvdXNzeTA5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxjb3Vzc3kwOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElyMKzN75kQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN6JEQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y291c3N5MDkucGRmAA4AGgAMAGMAbwB1AHMAcwB5ADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jb3Vzc3kwOS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MDT.2009.69}}

@article{brown96,
	Author = {Brown, S. and Rose, J.},
	Date-Added = {2012-12-01 00:01:01 +0800},
	Date-Modified = {2013-01-25 08:20:15 +0800},
	Doi = {10.1109/54.500200},
	Issn = {0740-7475},
	Journal = {Design Test of Computers, IEEE},
	Keywords = {CPLD architectures;FPGA;complex programmable logic devices;field-programmable gate arrays;field programmable gate arrays;programmable logic devices;},
	Number = {2},
	Pages = {42-57},
	Printed = {1},
	Title = {{FPGA and CPLD architectures: a tutorial}},
	Volume = {13},
	Year = {1996},
	Abstract = {This tutorial surveys commercially available, high-capacity field-programmable devices. The authors describe the three main categories of FPDs: simple and complex programmable logic devices, and field-programmable gate arrays. They then give architectural details of the most important chips and example applications of each type of device },
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2Jyb3duOTYucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2Jyb3duOTYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASXI8jM3v2aAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3o0aAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpicm93bjk2LnBkZgAADgAYAAsAYgByAG8AdwBuADkANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9icm93bjk2LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/54.500200}}

@article{martin09,
	Author = {Martin, G. and Smith, G.},
	Date-Added = {2012-11-30 23:58:58 +0800},
	Date-Modified = {2013-01-25 08:20:42 +0800},
	Doi = {10.1109/MDT.2009.83},
	Issn = {0740-7475},
	Journal = {Design Test of Computers, IEEE},
	Keywords = {HLS tools;high-level synthesis;industry adoption;system-level design;high level synthesis;},
	Month = {Jul--Aug},
	Number = {4},
	Pages = {18-25},
	Printed = {1},
	Rating = {4},
	Read = {1},
	Title = {{High-Level Synthesis: Past, Present, and Future}},
	Volume = {26},
	Year = {2009},
	Abstract = {This article presents the history and evolution of HLS from research to industry adoption. The authors offer insights on why earlier attempts to gain industry adoption were not successful, why current HLS tools are finally seeing adoption, and what to expect as HLS evolves toward system-level design.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21hcnRpbjA5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtYXJ0aW4wOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElyO2zN79cwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN6M8wAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWFydGluMDkucGRmAA4AGgAMAG0AYQByAHQAaQBuADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tYXJ0aW4wOS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MDT.2009.83}}

@article{sanguinetti12,
	Author = {Sanguinetti, J.},
	Date-Added = {2012-11-30 23:58:20 +0800},
	Date-Modified = {2013-01-25 08:19:55 +0800},
	Doi = {10.1109/MDT.2012.2184074},
	Issn = {0740-7475},
	Journal = {Design Test of Computers, IEEE},
	Keywords = {RTL;TLM;abstraction levels;abstraction principles;electronic design;hardware design;high level design;standardization;high level synthesis;logic design;},
	Month = {Apr},
	Number = {2},
	Pages = {8-13},
	Printed = {1},
	Rating = {2},
	Read = {1},
	Title = {{Abstraction and Standardization in Hardware Design}},
	Volume = {29},
	Year = {2012},
	Abstract = {Levels of abstraction in design are explained in a very easy-to-understand style. Initially, the article focuses on the mechanics behind the abstraction principles and abstraction levels in the electronic design. It also takes into account the effect technology development has on the evolution of abstraction. Abstractions such as RTL, TLM and high-level design are reviewed.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL3Nhbmd1aW5ldHRpMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EXNhbmd1aW5ldHRpMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASXM6DM3virUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3ogrAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzYW5ndWluZXR0aTEyLnBkZgAADgAkABEAcwBhAG4AZwB1AGkAbgBlAHQAdABpADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zYW5ndWluZXR0aTEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MDT.2012.2184074}}

@article{IEEE_Std_1364,
	Date-Added = {2012-11-30 22:55:44 +0800},
	Date-Modified = {2013-01-03 12:09:58 +0800},
	Doi = {10.1109/IEEESTD.2006.99495},
	Journal = {{IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)}},
	Pages = {1--560},
	Title = {{IEEE Standard for Verilog Hardware Description Language}},
	Year = {2006},
	Abstract = {The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIk1TRUUvUGFwZXJzL0lFRUVfU3RkXzEzNjQtMjAwNS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGwAAAAAAGwAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUWSUVFRV9TdGRfMTM2NC0yMDA1LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJcWQcze6aEAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzeeSEAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACAEJNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOklFRUVfU3RkXzEzNjQtMjAwNS5wZGYADgAuABYASQBFAEUARQBfAFMAdABkAF8AMQAzADYANAAtADIAMAAwADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvSUVFRV9TdGRfMTM2NC0yMDA1LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AswC4AMAAwgJ2AnsChgKPAp0CoQKoArECtgLDAsYC2ALbAuAAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC4g==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/IEEESTD.2006.99495}}

@article{nestor93,
	Author = {Nestor, J.A.},
	Date-Added = {2012-11-30 22:55:04 +0800},
	Date-Modified = {2012-11-30 22:55:13 +0800},
	Doi = {10.1109/92.219909},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {MIES visual RT description;VLSI microarchitectures;capabilities;datapath;manipulating symbolic descriptions;prototype implementation;register-transfer level;visual register-transfer description;VLSI;computer architecture;logic CAD;microprocessor chips;},
	Month = {march},
	Number = {1},
	Pages = {72-76},
	Title = {Visual register-transfer description of VLSI microarchitectures},
	Volume = {1},
	Year = {1993},
	Abstract = {A new visual approach to creating and manipulating symbolic descriptions of VLSI microarchitectures at the register-transfer (RT) level is described. The MIES visual RT description provides a number of views of a microarchitecture's datapath and controller that visually emphasize different aspects of a design. The key view ties together a symbolic description of the RT operations invoked by a controller with the flow and manipulation of data in the datapath. A prototype implementation demonstrates a number of interesting capabilities, which are illustrated using several examples.&lt;>},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL25lc3RvcjkzLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxuZXN0b3I5My5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElxaQzN7qJFBERiBDQVJPAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN55pAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bmVzdG9yOTMucGRmAA4AGgAMAG4AZQBzAHQAbwByADkAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9uZXN0b3I5My5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.219909}}

@article{christen99,
	Author = {Christen, E. and Bakalar, K.},
	Date-Added = {2012-11-30 22:50:01 +0800},
	Date-Modified = {2012-11-30 22:50:18 +0800},
	Doi = {10.1109/82.799677},
	Issn = {1057-7130},
	Journal = {Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
	Keywords = {VHDL-AMS; analog applications; circuit simulation; hardware description language; mixed-signal applications; circuit simulation; digital simulation; hardware description languages; integrated circuit design; mixed analogue-digital integrated circuits;},
	Month = {Oct},
	Number = {10},
	Pages = {1263-1272},
	Title = {VHDL-AMS-a hardware description language for analog and mixed-signal applications},
	Volume = {46},
	Year = {1999},
	Abstract = {This paper provides an overview of the VHDL-AMS hardware description language for analog and mixed-signal applications, by describing the major elements of the language and illustrating them by examples},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2NocmlzdGVuOTkucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmNocmlzdGVuOTkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASXFgzM3ukAUERGIENBUk8AAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3niAAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaHJpc3Rlbjk5LnBkZgAOAB4ADgBjAGgAcgBpAHMAdABlAG4AOQA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2NocmlzdGVuOTkucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/82.799677}}

@proceedings{mermet93,
	Address = {Norwell, MA, USA},
	Author = {Mermet, Jean P.},
	Date-Added = {2012-11-30 09:06:49 +0800},
	Date-Modified = {2012-11-30 09:07:58 +0800},
	Isbn = {0792325133},
	Month = {Apr},
	Organization = {NATO Advanced Study Institute},
	Publisher = {Kluwer Academic Publishers},
	Title = {{Fundamentals and Standards in Hardware Description Languages}},
	Year = {1993}}

@article{barbacci79,
	Author = {Barbacci, M.R. and Barnes, G.E. and Cattell, R.G.G. and Siewiorek, D.P.},
	Date-Added = {2012-11-30 04:47:29 +0800},
	Date-Modified = {2012-11-30 04:47:38 +0800},
	Title = {{The ISPS computer description language: the symbolic manipulation of computer descriptions}},
	Year = {1979},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2JhcmJhY2NpNzkucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmJhcmJhY2NpNzkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASWSbvM3esPUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3XqPAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpiYXJiYWNjaTc5LnBkZgAOAB4ADgBiAGEAcgBiAGEAYwBjAGkANwA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JhcmJhY2NpNzkucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6}}

@book{ciletti10,
	Author = {Ciletti, M.D.},
	Date-Added = {2012-11-30 04:38:26 +0800},
	Date-Modified = {2012-11-30 04:38:40 +0800},
	Isbn = {9780136019282},
	Lccn = {2009044515},
	Publisher = {Prentice Hall},
	Series = {Prentice Hall Xilinx design series},
	Title = {{Advanced Digital Design with the Verilog HDL}},
	Url = {http://books.google.com.ph/books?id=6tW8PQAACAAJ},
	Year = {2010},
	Bdsk-Url-1 = {http://books.google.com.ph/books?id=6tW8PQAACAAJ}}

@book{bell71,
	Author = {Bell, C.G. and Newell, A.},
	Date-Added = {2012-11-30 04:35:56 +0800},
	Date-Modified = {2012-11-30 04:36:10 +0800},
	Lccn = {75109245},
	Publisher = {McGraw-Hill},
	Series = {McGraw-Hill computer science series},
	Title = {Computer structures: readings and examples},
	Url = {http://books.google.com.ph/books?id=e39TAAAAMAAJ},
	Year = {1971},
	Bdsk-Url-1 = {http://research.microsoft.com/en-us/um/people/gbell/computer_structures__readings_and_examples/contents.html},
	Bdsk-Url-2 = {http://books.google.com.ph/books?id=e39TAAAAMAAJ}}

@manual{barbacci76,
	Author = {Barbacci, M.R.},
	Date-Added = {2012-11-30 04:25:22 +0800},
	Date-Modified = {2012-11-30 04:25:35 +0800},
	Title = {{The symbolic manipulation of computer descriptions: ISPL compiler and simulator}},
	Year = {1976},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2JhcmJhY2NpNzYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmJhcmJhY2NpNzYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASWQqPM3eXIAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3XVIAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpiYXJiYWNjaTc2LnBkZgAOAB4ADgBiAGEAcgBiAGEAYwBjAGkANwA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JhcmJhY2NpNzYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6}}

@article{lipp83,
	Author = {Lipp, H.M.},
	Date-Added = {2012-11-29 22:24:36 +0800},
	Date-Modified = {2012-11-29 22:24:46 +0800},
	Doi = {10.1109/PROC.1983.12530},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Month = {Jan},
	Number = {1},
	Pages = {88-97},
	Title = {Methodical aspects of logic synthesis},
	Volume = {71},
	Year = {1983},
	Abstract = { The increasing complexity of integrated circuits demands improved design quality. For system developments with small- or medium-scale integrated circuits, successive steps of the design process are interconnected loosely. Therefore, design checks, tests, and even redesigns could be performed without affecting large fractions of the overall design. With large scale integration (LSI) and especially very large scale integration (VLSI), the situation has changed drastically. The technological capability of these techniques allows designers to put a whole digital system on a few chips or even on one single chip. Consequently, all design steps between the definition of the system and its realization as a semiconductor structure must be strongly interconnected to yield successful and economic solutions. Reduced possibilities for testing and correcting design errors do not permit design concepts that follow the principle of trial and error. But up to now, the so-called logic design has been dominated by manually generated solutions. Because of the inherent possibilities of misinterpretation of the design task or of local design errors, analytical tools like simulation have to demonstrate the correctness of a design. But the restricted model accuracy, incomplete sets of test data, and excessive request for computing time are limiting factors of this design strategy in the context of VLSI. Therefore, other concepts for logic design are necessary that avoid analytical tools as much as possible but support the design process by synthesis. This paper discusses some methodical aspects of this problem, and it mentions some properties of logic design tools that are of practical importance.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2xpcHA4My5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbGlwcDgzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJXbcMzdklUAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzdIdUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmxpcHA4My5wZGYADgAWAAoAbABpAHAAcAA4ADMALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbGlwcDgzLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/PROC.1983.12530}}

@article{lightner87,
	Author = {Lightner, M.R.},
	Date-Added = {2012-11-29 22:22:13 +0800},
	Date-Modified = {2012-11-29 22:22:25 +0800},
	Doi = {10.1109/PROC.1987.13800},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Month = {Jun},
	Number = {6},
	Pages = {786-796},
	Title = {Modeling and simulation of VLSI digital systems},
	Volume = {75},
	Year = {1987},
	Abstract = { Discrete simulation of digital circuits is a vital tool in the design process. However, few people are aware of the modeling assumptions inherent in discrete simulation. Nor is there a widely accepted and consistent theory of modeling and simulation of discrete/digital systems. In this paper we concentrate on the basic ideas behind discrete modeling and present a discussion of the most popular algorithms used in writing simulators. In addition, we use the characteristics of discrete models to define the logic, functional, and behavioral levels of simulation. In closing, we discuss new issues in modeling and simulation.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2xpZ2h0bmVyODcucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmxpZ2h0bmVyODcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASV2y7M3ZIHAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3SGHAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsaWdodG5lcjg3LnBkZgAOAB4ADgBsAGkAZwBoAHQAbgBlAHIAOAA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xpZ2h0bmVyODcucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/PROC.1987.13800}}

@article{thomas81,
	Author = {Thomas, Donald E.},
	Date-Added = {2012-11-29 22:21:16 +0800},
	Date-Modified = {2012-12-10 00:51:01 +0800},
	Doi = {10.1109/PROC.1981.12161},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Month = {Oct},
	Number = {10},
	Pages = {1200--1211},
	Title = {The automatic synthesis of digital systems},
	Volume = {69},
	Year = {1981},
	Abstract = { The purpose of a digital synthesis aid is to allow a digital system architect to describe the behavior of a system to be built and to then aid him in the logic design of that system. This paper will overview several different approaches to the development of synthesis aids. The importance of key features of synthesis aids, such as the automatic generation of multilevel system representations, will also be discussed.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3Rob21hczgxLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx0aG9tYXM4MS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEldhhzN2QzwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN0gTwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dGhvbWFzODEucGRmAA4AGgAMAHQAaABvAG0AYQBzADgAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy90aG9tYXM4MS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/PROC.1981.12161}}

@article{breuer72,
	Author = {Breuer, M.A.},
	Date-Added = {2012-11-29 22:19:23 +0800},
	Date-Modified = {2012-11-29 22:19:33 +0800},
	Doi = {10.1109/PROC.1972.8552},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Month = {Jan},
	Number = {1},
	Pages = {12-27},
	Title = {Recent developments in the automated design and analysis of digital systems},
	Volume = {60},
	Year = {1972},
	Abstract = { Some of the recent developments in the automated design and analysis of digital systems are reviewed. Two new areas alluded to are centralized data base systems for design automation and interactive graphic computer-aided design. The areas of gate level simulation, synthesis, partitioning, interconnection, and fault test generation are dealt with in more detail. New algorithms in each of these areas are presented and compared, and a few important unsolved problems are mentioned. Some of the systems, techniques, and/or algorithms discussed are: A. Gate level simulation; 1) fault list propagation, 2) three-valued simulation. B. Synthesis; 1) register transfer level, 2) logic gate level. C. Partitioning; 1) clustering algorithms, 2) functional partitioning via simulation. D. Interconnect; 1) path seeking algorithms, 2) Steiner's problem. E. Fault test generation; 1) D algorithm, 2) Boolean difference, 3) equivalent normal form, 4) extensions to sequential circuits.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2JyZXVlcjcyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxicmV1ZXI3Mi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEld50zN2T1wAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN0jVwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YnJldWVyNzIucGRmAA4AGgAMAGIAcgBlAHUAZQByADcAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9icmV1ZXI3Mi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/PROC.1972.8552}}

@article{mcfarland90,
	Author = {McFarland, M.C. and Parker, A.C. and Camposano, R.},
	Date-Added = {2012-11-29 22:13:38 +0800},
	Date-Modified = {2012-11-29 22:13:49 +0800},
	Doi = {10.1109/5.52214},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {abstract behavioral specification;algorithmic level specification;digital systems;high-level synthesis;high-level synthesis task;register-transfer level structure;subtasks;task decomposition;circuit layout CAD;logic CAD;},
	Month = {Feb},
	Number = {2},
	Pages = {301-318},
	Title = {The high-level synthesis of digital systems},
	Volume = {78},
	Year = {1990},
	Abstract = {High-level synthesis systems start with an abstract behavioral specification of a digital system and find a register-transfer level structure that realizes the given behavior. The various tasks involved in developing a register-transfer level structure from an algorithmic level specification are described. In particular, it is shown how the high-level synthesis task can be decomposed into a number of distinct but not independent subtasks. The techniques that have been developed for solving those subtasks are presented. Areas related to high-level synthesis that are still open problems are examined},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL21jZmFybGFuZDkwLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9tY2ZhcmxhbmQ5MC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEldTwzN2OowAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN0eIwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWNmYXJsYW5kOTAucGRmAAAOACAADwBtAGMAZgBhAHIAbABhAG4AZAA5ADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbWNmYXJsYW5kOTAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/5.52214}}

@article{gielen00,
	Author = {Gielen, G.G.E. and Rutenbar, R.A.},
	Date-Added = {2012-11-29 22:03:54 +0800},
	Date-Modified = {2012-11-29 22:04:07 +0800},
	Doi = {10.1109/5.899053},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {analog integrated circuit;computer aided design;mixed-signal integrated circuit;system-on-a-chip;analogue integrated circuits;circuit CAD;integrated circuit design;mixed analogue-digital integrated circuits;},
	Month = {Dec},
	Number = {12},
	Pages = {1825-1854},
	Title = {Computer-aided design of analog and mixed-signal integrated circuits},
	Volume = {88},
	Year = {2000},
	Abstract = {This survey presents an overview of recent advances in the state of the art for computer-aided design (CAD) tools for analog and mixed-signal integrated circuits (ICs). Analog blocks typically constitute only a small fraction of the components on mixed-signal ICs and emerging systems-on-a-chip (SoC) designs. But due to the increasing levels of integration available in silicon technology and the growing requirement for digital systems to communicate with the continuous-valued external world, there is a growing need for CAD tools that increase the design productivity and improve the quality of analog integrated circuits. This paper describes the motivation and evolution of these tools and outlines progress on the various design problems involved: simulation and modeling, symbolic analysis, synthesis and optimization, layout generation, yield analysis and design centering, and test. This paper summarizes the problems for which viable solutions are emerging and those which are still unsolved.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2dpZWxlbjAwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxnaWVsZW4wMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEldGxzN2MmAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN0cGAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z2llbGVuMDAucGRmAA4AGgAMAGcAaQBlAGwAZQBuADAAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9naWVsZW4wMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/5.899053}}

@article{chong03,
	Author = {Chong, Chee-Yee and Kumar, S.P.},
	Date-Added = {2012-11-29 22:03:01 +0800},
	Date-Modified = {2012-11-29 22:04:28 +0800},
	Doi = {10.1109/JPROC.2003.814918},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {DARPA; Defense Advanced Research Projects Agency; SensIT programs; collaborative signal and information processing; directed diffusion; distributed classification; distributed tracking; habitat monitoring; infrastructure security; local agents; localized algorithms; network discovery; network routing; querying; sensor network algorithms; sensor network development; tasking; technology trends; traffic control; wireless ad hoc networks; wireless microsensor networks; ad hoc networks; condition monitoring; distributed sensors; distributed tracking; military communication; research initiatives; technological forecasting; telecommunication network routing; telecommunication security; traffic control;},
	Month = {Aug},
	Number = {8},
	Pages = {1247-1256},
	Title = {Sensor networks: evolution, opportunities, and challenges},
	Volume = {91},
	Year = {2003},
	Abstract = { Wireless microsensor networks have been identified as one of the most important technologies for the 21st century. This paper traces the history of research in sensor networks over the past three decades, including two important programs of the Defense Advanced Research Projects Agency (DARPA) spanning this period: the Distributed Sensor Networks (DSN) and the Sensor Information Technology (SensIT) programs. Technology trends that impact the development of sensor networks are reviewed, and new applications such as infrastructure security, habitat monitoring, and traffic control are presented. Technical challenges in sensor network development include network discovery, control and routing, collaborative signal and information processing, tasking and querying, and security. The paper concludes by presenting some recent research results in sensor network algorithms, including localized algorithms and directed diffusion, distributed tracking in wireless ad hoc networks, and distributed classification using local agents.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2Nob25nMDMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2Nob25nMDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASV0cXM3YymAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3RwmAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjaG9uZzAzLnBkZgAADgAYAAsAYwBoAG8AbgBnADAAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaG9uZzAzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2003.814918}}

@article{varaiya11,
	Author = {Varaiya, P.P. and Wu, F.F. and Bialek, J.W.},
	Date-Added = {2012-11-29 21:58:53 +0800},
	Date-Modified = {2012-11-29 21:59:33 +0800},
	Doi = {10.1109/JPROC.2010.2080250},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {carbon emission reduction;electricity sector;energy system management;global climate change;reliability;renewable energy resources;renewable generators;risk-limiting dispatch;smart grid;smart operation;energy management systems;power system reliability;risk management;smart power grids;},
	Month = {Jan},
	Number = {1},
	Pages = {40-57},
	Title = {Smart Operation of Smart Grid: Risk-Limiting Dispatch},
	Volume = {99},
	Year = {2011},
	Abstract = {The drastic reduction of carbon emission to combat global climate change cannot be realized without a significant contribution from the electricity sector. Renewable energy resources must take a bigger share in the generation mix, effective demand response must be widely implemented, and high-capacity energy storage systems must be developed. A smart grid is necessary to manage and control the increasingly complex future grid. Certain smart grid elements-renewables, storage, microgrid, consumer choice, and smart appliances-increase uncertainty in both supply and demand of electric power. Other smart gird elements-sensors, smart meters, demand response, and communications-provide more accurate information about the power system and more refined means of control. Simply building hardware for renewable generators and the smart grid, but still using the same operating paradigm of the grid, will not realize the full potential for overall system efficiency and carbon reduction. In this paper, a new operating paradigm, called risk-limiting dispatch, is proposed. It treats generation as a heterogeneous commodity of intermittent or stochastic power and uses information and control to design hedging techniques to manage the risk of uncertainty.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3ZhcmFpeWExMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNdmFyYWl5YTExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJXO4szdivwAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzdGnwAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZhcmFpeWExMS5wZGYAAA4AHAANAHYAYQByAGEAaQB5AGEAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3ZhcmFpeWExMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2010.2080250}}

@inproceedings{chauvenet10,
	Author = {Chauvenet, C. and Tourancheau, B. and Genon-Catalot, D. and Goudet, P.-E. and Pouillot, M.},
	Booktitle = {Smart Grid Communications (SmartGridComm), 2010 First IEEE International Conference on},
	Date-Added = {2012-11-29 21:47:06 +0800},
	Date-Modified = {2012-11-29 21:54:46 +0800},
	Doi = {10.1109/SMARTGRID.2010.5622052},
	Keywords = {6LoWPAN adaptation;IEEE 802.15.4 standard protocol;LR-WPAN;PLC;RPL setup;communication stack;home area networks;home control;interoperability;lossy context;low data-rate context;low-power context;low-rate wireless personal area network;multi physical layer IPv6 networking;open standards;powerline communication;powerline transceiver;pulse modulation;routing protocol;sensor networks;smart metering;IEEE standards;IP networks;carrier transmission on power lines;metering;open systems;personal area networks;pulse modulation;routing protocols;transceivers;},
	Month = {Oct},
	Pages = {250-255},
	Title = {A Communication Stack over PLC for Multi Physical Layer IPv6 Networking},
	Year = {2010},
	Abstract = {In this paper, we propose a communication stack for powerline communication (PLC) based on open standards. Our aim is to provide interoperability features regarding others mediums with a robust and reliable communication stack for smart metering, home control or home area networks applications. Our work is based on the adaptation of the IEEE 802.15.4 standard protocol. It is constrained by the low-power, lossy and low data-rate context of powerline transceiver that uses pulse modulation. We first make a quick survey and justify the use of the IEEE 802.15.4 standard over PLC by drawing a parallel with the Low-Rate Wireless Personal Area Network (LR-WPAN). We then focus on the convergence of the IPv6 protocol at the network level, with the 6LoWPAN adaptation. We present our initial implementation of the RPL setup and routing protocol. This allows for a full network layer stack and results in efficient routing in our low power, low data-rate and lossy network context. We then present a real testbed of this stack and the step by step validation of its performance with experiments of data exchanges between PLC nodes. Finally we present interoperability tests performed between wireless and PLC nodes. We conclude about the interest of such interoperability for the real usage of sensor networks with a feedback from field's applications deployment and our future work.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2NoYXV2ZW5ldDEwLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9jaGF1dmVuZXQxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElc3tzN2JBwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzN0YhwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2hhdXZlbmV0MTAucGRmAAAOACAADwBjAGgAYQB1AHYAZQBuAGUAdAAxADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hhdXZlbmV0MTAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SMARTGRID.2010.5622052}}

@article{horowitz08,
	Author = {Horowitz, Mark A. and Stark, D. and Alon, Elad},
	Date-Added = {2012-11-29 17:26:09 +0800},
	Date-Modified = {2012-12-18 13:39:50 +0800},
	Doi = {10.1109/JSSC.2008.917523},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS standards;VLSI design;digital circuit design;CMOS digital integrated circuits;VLSI;},
	Month = {Apr},
	Number = {4},
	Pages = {757-761},
	Title = {{Digital Circuit Design Trends}},
	Volume = {43},
	Year = {2008},
	Abstract = {This paper has described the different trends in the digital circuit design and changes over the past two decades moving from chips that contained tens of thousands of devices to today' s chips that may contain over a billion transistors. The job of the digital circuit designer has grown with the chips, moving from optimizing and validating gates, to working on functional units, to now designing complete systems. While the progress in digital design has clearly been tremendous, power challenges are an important issue in future VLSI designing system. Designers used considerable ingenuity to make CMOS compatible with the older bipolar ECL/TTL families, concentrating on meeting all aspects of the without requiring external components.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2hvcm93aXR6MDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1Dmhvcm93aXR6MDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASVvXvM3UsIAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM3NqIAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpob3Jvd2l0ejA4LnBkZgAOAB4ADgBoAG8AcgBvAHcAaQB0AHoAMAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2hvcm93aXR6MDgucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2008.917523}}

@article{kezunovic12,
	Author = {Kezunovic, M. and McCalley, J.D. and Overbye, T.J.},
	Date-Added = {2012-11-29 11:43:29 +0800},
	Date-Modified = {2013-01-25 08:21:03 +0800},
	Doi = {10.1109/JPROC.2012.2187131},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {electricity systems;electricity utilization;power system management;smart grids;power system management;smart power grids;},
	Month = {May},
	Number = {Special Centennial Issue},
	Pages = {1329-1341},
	Printed = {1},
	Rating = {4},
	Read = {1},
	Title = {{Smart Grids and Beyond: Achieving the Full Potential of Electricity Systems}},
	Volume = {100},
	Year = {2012},
	Abstract = {This paper explores how electricity systems may evolve in the 21st century. The paper focuses on some fundamental challenges facing the utilization of electricity today and for years to come. Paralleling the challenges, several directions of how new solutions may emerge are suggested. In this context, some new approaches to manage power system development and deployment are outlined.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2tlenVub3ZpYzEyLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9rZXp1bm92aWMxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElZnmzNz6wQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzNyKQQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2V6dW5vdmljMTIucGRmAAAOACAADwBrAGUAegB1AG4AbwB2AGkAYwAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva2V6dW5vdmljMTIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2012.2187131}}

@article{galli11,
	Author = {Galli, S. and Scaglione, A. and Wang, Zhifang},
	Date-Added = {2012-11-28 20:33:05 +0800},
	Date-Modified = {2012-11-28 20:33:15 +0800},
	Doi = {10.1109/JPROC.2011.2109670},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {PLC;engineering modeling;fading models;network control;network planning;power distribution network;power line communications;sensor networking;smart grid control;traffic modeling problem;carrier transmission on power lines;power system control;power system planning;smart power grids;},
	Month = {Jun},
	Number = {6},
	Pages = {998-1027},
	Title = {For the Grid and Through the Grid: The Role of Power Line Communications in the Smart Grid},
	Volume = {99},
	Year = {2011},
	Abstract = {Are Power Line Communications (PLC) a good candidate for Smart Grid applications? The objective of this paper is to address this important question. To do so, we provide an overview of what PLC can deliver today by surveying its history and describing the most recent technological advances in the area. We then address Smart Grid applications as instances of sensor networking and network control problems and discuss the main conclusions one can draw from the literature on these subjects. The application scenario of PLC within the Smart Grid is then analyzed in detail. Because a necessary ingredient of network planning is modeling, we also discuss two aspects of engineering modeling that relate to our question. The first aspect is modeling the PLC channel through fading models. The second aspect we review is the Smart Grid control and traffic modeling problem which allows us to achieve a better understanding of the communications requirements. Finally, this paper reports recent studies on the electrical and topological properties of a sample power distribution network. Power grid topological studies are very important for PLC networking as the power grid is not only the information source but also the information delivery system-a unique feature when PLC is used for the Smart Grid.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2dhbGxpMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2dhbGxpMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASVao/M3CmLAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADM27kLAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpnYWxsaTExLnBkZgAADgAYAAsAZwBhAGwAbABpADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9nYWxsaTExLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2011.2109670}}

@inproceedings{sansen12,
	Author = {Sansen, Willy and Enz, Christian C. and Murmann, Boris and Mok, P.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
	Date-Added = {2012-11-26 23:05:14 +0800},
	Date-Modified = {2012-11-26 23:08:17 +0800},
	Doi = {10.1109/ISSCC.2012.6176923},
	Issn = {0193-6530},
	Keywords = {amplifiers limits;analog blocks;analog realizations;analog-to-digital converters;circuit blocks;dc-dc converters;digital realizations;electronic functions;filters limits;low-power analog signal processing;power consumption reduction;power management blocks;power minimization;supply voltages;transistor models;DC-DC power convertors;analogue-digital conversion;continuous time filters;low-power electronics;minimisation;operational amplifiers;},
	Month = {Feb},
	Pages = {518},
	Title = {Low-power analog signal processing},
	Year = {2012},
	Abstract = {The reduction of the power consumption of all electronic functions is a continuous endeavor. This endeavor requires judicious comparison of analog and digital realizations from the point of view of performance per unit of power consumed. Analog signal processing offers the advantage that power consumption can be minimized at both very low and very high frequencies. This short course explores the limits in reduction of power consumption for important analog blocks. The first presentation defines the physical limits of supply voltages and power consumption based on present-day technologies and transistor models. The second presentation addresses the limits of amplifiers and filters. For all circuit blocks, figures of merit are derived, followed by circuit techniques to improve them. In the third presentation, new opportunities are identified to reduce the power consumption in all types of analog-to-digital converters, with emphasis on the improvement of the FOM with technology. Finally, in the fourth presentation, power minimization techniques are discussed for power management blocks such as dc-dc converters.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3NhbnNlbjEyLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzYW5zZW4xMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElIv2zNmnLQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzNk2rQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2Fuc2VuMTIucGRmAA4AGgAMAHMAYQBuAHMAZQBuADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zYW5zZW4xMi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2012.6176923}}

@inproceedings{enne12,
	Author = {Enne, R. and Nikolic, M. and Zimmermann, H.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
	Date-Added = {2012-11-26 23:01:05 +0800},
	Date-Modified = {2012-11-26 23:01:34 +0800},
	Doi = {10.1109/ISSCC.2012.6176894},
	Issn = {0193-6530},
	Keywords = {ADC;CMOS;MPP tracking;SPV1020;automotive applications;centralized MPP-regulated DC/DC converter;current measurements;digital processing;digital signal processing;e-mobility roof-integrated photovoltaic systems;electric vehicles;harvested energy;maximum power-point tracker;module-integrated converter;partial shading;quasi-analog MPPT methods;size 0.35 mum;smart module controllers;solar cells;system-on-chip implementation;voltage measurements;CMOS integrated circuits;DC-DC power convertors;analogue-digital conversion;automotive electronics;solar cells;system-on-chip;},
	Month = {Feb},
	Pages = {102-104},
	Title = {{A maximum power-point tracker without digital signal processing in 0.35µm CMOS for automotive applications}},
	Year = {2012},
	Abstract = {In the upcoming field of e-mobility roof-integrated photovoltaic systems are used to extend the cruising range of electric vehicles. Due to the roof's curvature the solar cells (SC) show different inclination angles to the sunlight, resulting in different maximum power points (MPP) and a lower harvested energy if all SCs are controlled by a centralized MPP-regulated DC/DC converter. A further issue is partial shading. The use of smart modules where a smaller SC number is tied to a module-integrated converter with MPP tracking (MPPT) improves the system efficiency. Current smart module controllers like the SPV1020 [5] use ADCs for voltage and current measurements together with digital processing. Quasi-analog MPPT methods for system-on-chip implementation in this field of application are discussed and tested [1,2] but not realized as ICs. In the field of energy harvesting for micro power applications converters with integrated analogue MPPT are already implemented [3] but the quality of the MPP regulation is too poor for the use in smart modules.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2VubmUxMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKZW5uZTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJU8PszblvAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzbJnAAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmVubmUxMi5wZGYADgAWAAoAZQBuAG4AZQAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZW5uZTEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2012.6176894}}

@inproceedings{papa12,
	Author = {Papa, Carmelo},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
	Date-Added = {2012-11-26 22:51:01 +0800},
	Date-Modified = {2013-03-25 15:32:47 +0800},
	Doi = {10.1109/ISSCC.2012.6176898},
	Issn = {0193-6530},
	Keywords = {CO2;EU 20-20-20 target;HVAC;appliance efficiency;automatic meter infrastructure;buildings;carbon dioxide emission reduction;electricity consumption;energy consumption consciousness;energy landscape;energy monitoring in-house system;energy saving;global warming containment;grid optimization;intelligent lighting;renewable source;semiconductor technology;smart grid;smart meter;HVAC;carbon compounds;energy conservation;global warming;power consumption;power meters;semiconductor technology;smart power grids;},
	Month = {Feb},
	Pages = {16-21},
	Title = {The role of semiconductors in the energy landscape},
	Year = {2012},
	Abstract = {Semiconductor technologies, products and solutions have long played a key role in improving efficiency along the whole energy chain and the importance of this role will continually increase. The greatest future energy saving will come from the adoption of semiconductor technologies, especially in buildings, which are forecasted to consume around 50\% less electricity in 2030. In this area, savings will come from three sources: more efficient appliances (with an estimated 60\% reduction), intelligent lighting and HVAC (with up to 50\% reduction), and increased energy-consumption consciousness at the consumer level, thanks to energy monitoring in-house systems (with up to 20\% potential saving). Furthermore, the advent of the Smart Grid will contribute to energy saving and to eco-sustainability. Grid optimization, through the improved modeling and control that will be possible with the deployment of Smart Meters and Automatic Meter Infrastructures (AMI), will significantly reduce infrastructure losses. Above all, it will enable the integration of renewable sources as alternatives to traditional carbon-based sources, allowing the possibility of meeting international targets such as Europe's EU 20-20-20 target that can strongly contribute reductions in CO2 emissions and containment of global warming.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3BhcGExMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKcGFwYTEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJSIH8zZo/AAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMzZM3AAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnBhcGExMi5wZGYADgAWAAoAcABhAHAAYQAxADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvcGFwYTEyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2012.6176898}}

@article{gungor10,
	Author = {Gungor, V.C. and Lu, Bin and Hancke, G.P.},
	Date-Added = {2012-11-26 22:03:45 +0800},
	Date-Modified = {2012-12-04 19:49:08 +0800},
	Doi = {10.1109/TIE.2009.2039455},
	Issn = {0278-0046},
	Journal = {Industrial Electronics, IEEE Transactions on},
	Keywords = {IEEE 802.15.4-compliant wireless sensor nodes;distribution systems;electric power systems;frequency 2.4 GHz;industrial power control room;next-generation electric power system;real-world power delivery;smart grid;substation;underground network transformer vault;voltage 500 kV;wireless channel;wireless sensor networks;power grids;wireless sensor networks;},
	Month = {Oct},
	Number = {10},
	Pages = {3557-3564},
	Rating = {2},
	Read = {1},
	Title = {Opportunities and Challenges of Wireless Sensor Networks in Smart Grid},
	Volume = {57},
	Year = {2010},
	Abstract = {The collaborative and low-cost nature of wireless sensor networks (WSNs) brings significant advantages over traditional communication technologies used in today's electric power systems. Recently, WSNs have been widely recognized as a promising technology that can enhance various aspects of today's electric power systems, including generation, delivery, and utilization, making them a vital component of the next-generation electric power system, the smart grid. However, harsh and complex electric-power-system environments pose great challenges in the reliability of WSN communications in smart-grid applications. This paper starts with an overview of the application of WSNs for electric power systems along with their opportunities and challenges and opens up future work in many unexploited research areas in diverse smart-grid applications. Then, it presents a comprehensive experimental study on the statistical characterization of the wireless channel in different electric-power-system environments, including a 500-kV substation, an industrial power control room, and an underground network transformer vault. Field tests have been performed on IEEE 802.15.4-compliant wireless sensor nodes in real-world power delivery and distribution systems to measure background noise, channel characteristics, and attenuation in the 2.4-GHz frequency band. Overall, the empirical measurements and experimental results provide valuable insights about IEEE 802.15.4-compliant sensor network platforms and guide design decisions and tradeoffs for WSN-based smart-grid applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2d1bmdvcjEwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxndW5nb3IxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAElG0lzNmRcQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzNkg8QAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z3VuZ29yMTAucGRmAA4AGgAMAGcAdQBuAGcAbwByADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ndW5nb3IxMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TIE.2009.2039455}}

@book{valkenburg82,
	Author = {{M. E. Van Valkenburg}},
	Date-Added = {2012-11-14 16:49:53 +0800},
	Date-Modified = {2012-12-04 19:52:09 +0800},
	Publisher = {CBS College Publishing},
	Rating = {4},
	Title = {{Analog Filter Design}},
	Year = {1982}}

@inproceedings{richmond12,
	Author = {Richmond, Jesse and John, Mervin and Alarcón, Louis P. and Zhou, Wenting and Li, Wen and Liu, Tsung-Te and Alioto, Massimo and Sanders, Seth R. and Rabaey, Jan M.},
	Booktitle = {ESSCIRC (ESSCIRC), 2012 Proceedings of the},
	Date-Added = {2012-11-13 22:04:29 +0800},
	Date-Modified = {2012-12-18 13:25:52 +0800},
	Doi = {10.1109/ESSCIRC.2012.6341348},
	Issn = {1930-8833},
	Month = {Sep},
	Pages = {434-437},
	Title = {{Active RFID: Perpetual wireless communications platform for sensors}},
	Year = {2012},
	Abstract = {A highly integrated 2.4GHz wireless communications platform for an Active RFID system supporting perpetual operation in indoor lighting conditions is presented. The system requires no external components except an antenna, two BAW resonators, a small solar panel, and a rechargeable battery. It is implemented in 65nm CMOS, comprising of a BAW-based transceiver, digital baseband and integrated power management unit. Including converter losses, the system consumes 850nW when idle, 155 #x03BC;W in receive mode, and 4.7mW in transmit mode.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3JpY2htb25kMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnJpY2htb25kMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASPGpjMyHSkAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMyAQkAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyaWNobW9uZDEyLnBkZgAOAB4ADgByAGkAYwBoAG0AbwBuAGQAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JpY2htb25kMTIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6341348},
	Bdsk-Url-2 = {http://dx.doi.org/10.1109/ESSCIRC.2012.6341348}}

@article{le11,
	Author = {Le, Hanh-Phuc and Sanders, Seth R. and Alon, Elad},
	Date-Added = {2012-11-13 18:37:17 +0800},
	Date-Modified = {2012-12-18 13:39:50 +0800},
	Doi = {10.1109/JSSC.2011.2159054},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {32-phase interleaved converter;SOI process;circuit design method;design techniques;fully integrated switched capacitor DC-DC converter;gate drivers;multiple topologies;power density;proof-of-concept converter prototype;voltage 0.5 V to 1.2 V;voltage 2 V;DC-DC power convertors;capacitor switching;driver circuits;logic gates;silicon-on-insulator;switching convertors;},
	Month = {Sep},
	Number = {9},
	Pages = {2120-2131},
	Title = {{Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters}},
	Volume = {46},
	Year = {2011},
	Abstract = {This paper describes design techniques to maximize the efficiency and power density of fully integrated switched-capacitor (SC) DC-DC converters. Circuit design methods are proposed to enable simplified gate drivers while supporting multiple topologies (and hence output voltages). These methods are verified by a proof-of-concept converter prototype implemented in 0.374 mm2 of a 32 nm SOI process. The 32-phase interleaved converter can be configured into three topologies to support output voltages of 0.5 V-1.2 V from a 2 V input supply, and achieves 79.76% efficiency at an output power density of 0.86 W/mm2 .},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2xlMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGxlMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAASO9crMyERtAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMx9PtAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZTExLnBkZgAOABIACABsAGUAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xlMTEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5948387},
	Bdsk-Url-2 = {http://dx.doi.org/10.1109/JSSC.2011.2159054}}

@url{web-cheung09,
	Author = {Cheung, Peter},
	Date-Added = {2012-11-03 14:12:38 +0800},
	Date-Modified = {2012-11-03 14:18:13 +0800},
	Lastchecked = {Nov 3, 2012},
	Title = {{Arithmetic Circuits and Datapaths}},
	Url = {http://www.ee.imperial.ac.uk/pcheung/teaching/ee4_asic/notes/Topic%2010%20-%20adders.pdf},
	Urldate = {Nov 27, 2009},
	Bdsk-Url-1 = {http://www.ee.imperial.ac.uk/pcheung/teaching/ee4_asic/notes/Topic%2010%20-%20adders.pdf}}

@webpage{ptm,
	Date-Added = {2012-11-01 14:25:08 +0800},
	Date-Modified = {2012-11-01 14:28:06 +0800},
	Lastchecked = {Nov 1, 2012},
	Month = {Nov},
	Title = {{Predictive Technology Model}},
	Url = {http://ptm.asu.edu/latest.html},
	Year = {2008},
	Bdsk-Url-1 = {http://ptm.asu.edu/latest.html}}

@article{mallya89,
	Author = {Mallya, S. and Nevin, J.H.},
	Date-Added = {2012-10-20 09:44:49 +0800},
	Date-Modified = {2012-10-20 09:46:22 +0800},
	Doi = {10.1109/4.45013},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS operational amplifier;SPICE simulations;bandwidth;bias currents;capacitive loadings;design equations;design optimization;fully differential folded-cascode;gain;linear IC;monolithic type;op. amp.;phase margin;power;signal swing;slew rate;CMOS integrated circuits;differential amplifiers;linear integrated circuits;operational amplifiers;},
	Month = {Dec},
	Number = {6},
	Pages = {1737-1740},
	Title = {{Design procedures for a fully differential folded-cascode CMOS operational amplifier}},
	Volume = {24},
	Year = {1989},
	Abstract = {A fully differential folded-cascode op. amp. is analyzed, and the results are presented in the form of design equations and procedures. Tradeoffs among such factors as bandwidth, gain, phase margin, bias currents, signal swing, slew rate, and power are made evident. Closed-form expressions are developed, and a sequence of design steps is established. A graphical representation of the relationships among the gain, power, and phase margin for different capacitive loadings is presented to illustrate visually one form of design optimization. The results of SPICE simulations are shown to agree very well with the design equations presented},
	Annote = {design
method
methodology
procedure},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21hbGx5YTg5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtYWxseWE4OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEZppPzKgjTAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzKeyzAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWFsbHlhODkucGRmAA4AGgAMAG0AYQBsAGwAeQBhADgAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tYWxseWE4OS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.45013}}

@url{khorramabadi10,
	Author = {Khorramabadi, Haideh},
	Date-Added = {2012-10-11 18:55:42 +0800},
	Date-Modified = {2012-10-12 02:18:01 +0800},
	Lastchecked = {Oct 11, 2012},
	Title = {{Lecture 12 -- Data Converter Testing}},
	Url = {http://www-inst.eecs.berkeley.edu/~ee247/fa10/lectures.html},
	Urldate = {Oct 5, 2010},
	Bdsk-Url-1 = {http://www-inst.eecs.berkeley.edu/~ee247/fa10/lectures.html}}

@url{conso07,
	Author = {Conso, Fabrizio},
	Date-Added = {2012-10-10 17:01:14 +0800},
	Date-Modified = {2012-10-10 17:02:19 +0800},
	Lastchecked = {Oct 10, 2012},
	Month = {Aug},
	Title = {{14-bit Pipeline ADC}},
	Url = {http://www.mathworks.com/matlabcentral/fileexchange/15771-14-bit-pipeline-adc},
	Year = {2007},
	Bdsk-Url-1 = {http://www.mathworks.com/matlabcentral/fileexchange/15771-14-bit-pipeline-adc}}

@inproceedings{balasubramaniam11,
	Author = {Balasubramaniam, H. and Hofmann, K.},
	Booktitle = {Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium on},
	Date-Added = {2012-10-08 01:46:44 +0800},
	Date-Modified = {2012-12-04 19:53:31 +0800},
	Doi = {10.1109/MWSCAS.2011.6026362},
	Issn = {1548-3746},
	Keywords = {8-bit open loop residue amplifier;CCII;TSMC process;common mode feedback circuits;foreground calibration;full- differential current conveyor;offset voltages;passive common mode suppression technique;pipeline ADC;power 5.5 mW;second generation current conveyor;size 90 nm;voltage 1 V;analogue-digital conversion;calibration;current conveyors;},
	Month = {Aug},
	Pages = {1-4},
	Rating = {4},
	Read = {1},
	Title = {{A novel 8 bit open loop residue amplifier based pipeline ADC using a single fully differential current conveyor and foreground calibration}},
	Year = {2011},
	Abstract = {The paper presents a 8 bit, 1.5b/stage fully differential pipeline ADC using a single second generation current conveyor (CCII) per stage. The fully differential configuration uses a passive common mode suppression technique to eliminate the need for common mode feedback circuits. Furthermore, simple foreground calibration is used to correct errors due to process induced mismatch and changes in gain, offset voltages. Simulation results show that the ADC works for differential inputs of (-500m, 500m) at 10MHz with 7.1 ENOB. The INL and DNL are within #x00B1; 0.8LSB and #x00B1; 0.5LSB respectively. The total power of the analog part is 5.5mW in a 1V/90nm TSMC process.},
	Annote = {residue amplifier
gain mismatch
gain nonlinearity
this method of passive sampling eliminates the need for high accuracy common mode feedback circuits},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIU1TRUUvUGFwZXJzL2JhbGFzdWJyYW1hbmlhbTExLnBkZtIJFxgZV05TLmRhdGGABk8RAawAAAAAAawAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRViYWxhc3VicmFtYW5pYW0xMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEVEfazJfhLQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzJdwrQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAQU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YmFsYXN1YnJhbWFuaWFtMTEucGRmAAAOACwAFQBiAGEAbABhAHMAdQBiAHIAYQBtAGEAbgBpAGEAbQAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADRVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYmFsYXN1YnJhbWFuaWFtMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOALIAtwC/AMECcQJ2AoECigKYApwCowKsArECvgLBAtMC1gLbAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAt0=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MWSCAS.2011.6026362}}

@article{hollis08,
	Author = {Hollis, T.M.},
	Date-Added = {2012-10-03 00:56:43 +0800},
	Date-Modified = {2012-10-03 00:56:52 +0800},
	Doi = {10.1109/TCSII.2008.925658},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Keywords = {Matlab;Simulink;Spice-based simulators;clock waveforms;data waveforms;frequency domain;high-speed interconnect simulation;jittery signal generation;parameterized Fourier series signal model;symbol transition timing;voltage noise;Fourier series;SPICE;integrated circuit interconnections;mathematics computing;timing jitter;},
	Month = {oct.},
	Number = {10},
	Pages = {1046 -1050},
	Title = {{Jittery Signal Generation for High-Speed Interconnect Simulation}},
	Volume = {55},
	Year = {2008},
	Abstract = {By generating clock and data waveforms in the frequency domain through a truncated Fourier series, absolute control over both voltage noise and symbol transition timing is achieved. A parameterized Fourier series signal model is derived and used to form clock and data waveforms exhibiting arbitrary noise and jitter characteristics. The method not only facilitates more accurate interconnect modeling in tools like Matlab and Simulink, but also provides a simple means for generating realistic signals that may be imported into Spice-based simulators.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2hvbGxpczA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxob2xsaXMwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAETswSzJE92QAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzJDNWQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aG9sbGlzMDgucGRmAA4AGgAMAGgAbwBsAGwAaQBzADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ob2xsaXMwOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2008.925658}}

@inproceedings{brigati99,
	Author = {Brigati, S. and Francesconi, F. and Malcovati, P. and Tonietto, D. and Baschirotto, A. and Maloberti, F.},
	Booktitle = {Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on},
	Date-Added = {2012-10-02 16:34:29 +0800},
	Date-Modified = {2012-10-02 16:34:49 +0800},
	Doi = {10.1109/ISCAS.1999.780739},
	Keywords = {SIMULINK;behavioral simulations;kT/C noise;nonidealities modelling;operational amplifier parameters;sampling jitter;second-order SC type;sigma-delta modulator;switched-capacitor type;circuit noise;circuit simulation;sigma-delta modulation;switched capacitor networks;timing jitter;},
	Month = {Jul},
	Pages = {384-387},
	Title = {{Modeling sigma-delta modulator non-idealities in SIMULINK(R)}},
	Volume = {2},
	Year = {1999},
	Abstract = {This paper presents a complete set of SIMULINK(R) models, which allow exhaustive behavioral simulations of any sigma-delta modulator to be performed. The proposed set of models takes into account most of the sigma-delta modulator non-idealities, such as sampling jitter, kT/C noise and operational amplifier parameters (noise, finite gain, finite bandwidth, slew-rate and saturation voltages). For each model we present a description of the considered effect as well as all of the implementative details. Simulation results on a second-order switched-capacitor sigma-delta modulator demonstrate the validity of the models proposed},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2JyaWdhdGk5OS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYnJpZ2F0aTk5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABE4BtMyQnt0AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMyQLl0AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJyaWdhdGk5OS5wZGYAAA4AHAANAGIAcgBpAGcAYQB0AGkAOQA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JyaWdhdGk5OS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.1999.780739}}

@inproceedings{martin81,
	Author = {Martin, Ken W.},
	Booktitle = {{IEEE Asilomar Conf. on Circuits, Systems, and Computers}},
	Date-Added = {2012-10-02 11:27:45 +0800},
	Date-Modified = {2012-10-02 11:29:45 +0800},
	Month = {Nov},
	Title = {{A High-Speed, High-Accuracy Pipelined A/D Converter}},
	Year = {1981}}

@inproceedings{bilhan01,
	Author = {Bilhan, E. and Estrada-Gutierrez, P.C. and Valero-Lopez, A.Y. and Maloberti, F.},
	Booktitle = {Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on},
	Date-Added = {2012-09-22 16:32:44 +0800},
	Date-Modified = {2012-09-22 16:32:53 +0800},
	Doi = {10.1109/SSMSD.2001.914955},
	Keywords = {MATLAB;SIMULINK;behavioral model;nonideal parameters;pipeline ADC;analogue-digital conversion;circuit simulation;integrated circuit modelling;pipeline processing;},
	Pages = {147-151},
	Title = {{Behavioral model of pipeline ADC by using SIMULINK(R)}},
	Year = {2001},
	Abstract = {The presented work concentrates on behavioral modeling of pipeline ADCs. For this purpose the parameters that affect the operation of basic pipeline ADC blocks are investigated. The non-ideal parameters of these blocks are modeled by using MATLAB(R) and SIMULINK(R)},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2JpbGhhbjAxLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxiaWxoYW4wMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEQIb8zIOY0AAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzIMoUAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YmlsaGFuMDEucGRmAA4AGgAMAGIAaQBsAGgAYQBuADAAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9iaWxoYW4wMS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SSMSD.2001.914955}}

@article{brokaw74,
	Author = {Brokaw, A.P.},
	Date-Added = {2012-09-22 11:57:56 +0800},
	Date-Modified = {2012-09-22 11:58:09 +0800},
	Doi = {10.1109/JSSC.1974.1050532},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Monolithic integrated circuits;Reference circuits;monolithic integrated circuits;reference circuits;},
	Month = {Dec},
	Number = {6},
	Pages = {388-393},
	Title = {{A simple three-terminal IC bandgap reference}},
	Volume = {9},
	Year = {1974},
	Abstract = {A new configuration for realization of a stabilized bandgap voltage is described. The new two-transistor circuit uses collector current sensing to eliminate errors due to base current. Because the stabilized voltage appears at a high impedance point, the application to circuits with higher output voltage is simplified. Incorporation of the new two-transistor cell in a three-terminal 2.5-V monolithic reference is described. The complete circuit is outlined in functional detail together with analytical methods used in the design. The analytical results include sensitivity coefficients, gain and frequency response parameters, and biasing for optimum temperature performance. The performance of the monolithic circuit, which includes temperature coefficients of 5 ppm//spl deg/C over the military temperature range, is reported.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Jyb2thdzc0LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxicm9rYXc3NC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEQFHdzINYuwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzILoOwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YnJva2F3NzQucGRmAA4AGgAMAGIAcgBvAGsAYQB3ADcANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9icm9rYXc3NC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.1974.1050532}}

@article{carlson10,
	Author = {Carlson, Eric J. and Strunz, Kai and Otis, Brian P.},
	Date-Added = {2012-09-21 20:18:36 +0800},
	Date-Modified = {2013-02-12 02:09:08 +0800},
	Doi = {10.1109/JSSC.2010.2042251},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS process;digital control;discontinuous conduction mode;input voltage monitoring;low power boost converter;power 1.6 muW;size 0.13 mum;synchronous rectification;thermoelectric energy harvesting;thermoelectric generator;voltage 1 V;voltage 20 mV to 250 mV;voltage conversion ratios;CMOS integrated circuits;DC-DC power convertors;digital control;energy harvesting;low-power electronics;rectification;},
	Month = {Apr},
	Number = {4},
	Pages = {741-750},
	Title = {{A 20 mV Input Boost Converter With Efficient Digital Control for Thermoelectric Energy Harvesting}},
	Volume = {45},
	Year = {2010},
	Abstract = {This paper presents a low power boost converter for thermoelectric energy harvesting that demonstrates an efficiency that is 15\% higher than the state-of-the-art for voltage conversion ratios above 20. This is achieved by utilizing a technique allowing synchronous rectification in the discontinuous conduction mode. A low-power method for input voltage monitoring is presented. The low input voltage requirements allow operation from a thermoelectric generator powered by body heat. The converter, fabricated in a 0.13 µm CMOS process, operates from input voltages ranging from 20 mV to 250 mV while supplying a regulated 1 V output. The converter consumes 1.6 (1.1) µW of quiescent power, delivers up to 25 (175) µW of output power, and is 46 (75)\% efficient for a 20 mV and 100 mV input, respectively.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2Nhcmxzb24xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNY2FybHNvbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABD833syCfIsAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMyCDAsAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNhcmxzb24xMC5wZGYAAA4AHAANAGMAYQByAGwAcwBvAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2Nhcmxzb24xMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2010.2042251}}

@inproceedings{zhang12b,
	Author = {Zhang, Fan and Zhang, Yanqing and Silver, Jason and Shakhsheer, Yousef and Nagaraju, Manohar and Klinefelter, Alicia and Pandey, Jagdish and Boley, James and Carlson, Eric J. and Shrivastava, Aatmesh and Otis, Brian P. and Calhoun, Benton H.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
	Date-Added = {2012-09-21 19:51:57 +0800},
	Date-Modified = {2013-02-11 02:38:19 +0800},
	Doi = {10.1109/ISSCC.2012.6177004},
	Issn = {0193-6530},
	Keywords = {autonomous dynamic power management;batteryless MICS-ISM-band energy harvesting body area sensor node SoC;biosignal front-end;body-worn device;health monitoring;integrated reconfigurable wireless BASN SoC;integrated reconfigurable wireless body-area-sensor node SoC;low power RF transmitter;low voltage boost circuit;power 19 muW;subthreshold processing;ultralow power chip design technique;wireless sensor network;biomedical electronics;biomedical transducers;body sensor networks;energy harvesting;low-power electronics;network synthesis;radio transmitters;system-on-chip;},
	Month = {Feb},
	Pages = {298-300},
	Title = {{A batteryless \SI{19}{\micro\watt} MICS/ISM-band energy harvesting body area sensor node SoC}},
	Year = {2012},
	Abstract = {Recent advances in ultra-low power chip design techniques, many originally targeting wireless sensor networks, will enable a new generation of body-worn devices for health monitoring. We utilize the state-of-the-art in low power RF transmitters, low voltage boost circuits, subthreshold processing, biosignal front-ends, dynamic power management, and energy harvesting to realize an integrated reconfigurable wireless body-area-sensor node (BASN) SoC capable of autonomous power management for battery-free operation.},
	Annote = {voltage clamp},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3poYW5nMTJiLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx6aGFuZzEyYi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEuL4gzIJ2PFBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzIIFvAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6emhhbmcxMmIucGRmAA4AGgAMAHoAaABhAG4AZwAxADIAYgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy96aGFuZzEyYi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL3poYW5nMTJiLXN1cHAucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EXpoYW5nMTJiLXN1cHAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ/LrrMgnhdAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMggfdAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp6aGFuZzEyYi1zdXBwLnBkZgAADgAkABEAegBoAGEAbgBnADEAMgBiAC0AcwB1AHAAcAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy96aGFuZzEyYi1zdXBwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2012.6177004}}

@inproceedings{iroaga06,
	Author = {Iroaga, E. and Murmann, Boris},
	Booktitle = {VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on},
	Date-Added = {2012-09-20 14:58:56 +0800},
	Date-Modified = {2012-11-26 23:07:16 +0800},
	Doi = {10.1109/VLSIC.2006.1705390},
	Keywords = {0.35 micron;12 bit;2.9 mW;273 mW;3 V;7.9 mm;incomplete settling;mixed signal technique;op-amp implementation;open loop gain stage;pipelined ADC;ultra low power residue amplification;analogue-digital conversion;low-power electronics;mixed analogue-digital integrated circuits;},
	Pages = {222 -223},
	Title = {{A 12b, 75MS/s Pipelined ADC Using Incomplete Settling}},
	Year = {2006},
	Abstract = {This paper proposes a mixed-signal technique that exploits incomplete settling to achieve ultra low power residue amplification. In the first stage of the presented 12-bit, 75-MS/s prototype ADC, the employed open-loop gain stage dissipates only 2.9mW from a 3V supply, achieving a 94% power reduction over a typical op-amp implementation. The complete pipelined ADC achieves a measured SNR of 66dB (fin = 1MHz), consumes 273mW and occupies 7.9mm in 0.35mum CMOS},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2lyb2FnYTA2LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxpcm9hZ2EwNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEPpW7zIDfxVBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzIBvRQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aXJvYWdhMDYucGRmAA4AGgAMAGkAcgBvAGEAZwBhADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9pcm9hZ2EwNi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/VLSIC.2006.1705390}}

@article{lee08,
	Author = {Lee, Hae-Seung and Sodini, C.G.},
	Date-Added = {2012-09-20 08:19:19 +0800},
	Date-Modified = {2012-09-20 08:19:28 +0800},
	Doi = {10.1109/JPROC.2007.911069},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {analog-digital converter;comparator;mixed-signal circuit architecture;op-amp;scaled CMOS technology;zero-crossing detector;CMOS integrated circuits;analogue-digital conversion;comparators (circuits);mixed analogue-digital integrated circuits;operational amplifiers;},
	Month = {feb.},
	Number = {2},
	Pages = {323 -334},
	Title = {{Analog-to-Digital Converters: Digitizing the Analog World}},
	Volume = {96},
	Year = {2008},
	Abstract = {Challenges in analog-to-digital (A/D) conversion for future scaled complementary metal-oxide-semiconductor (CMOS) technologies are investigated. The analysis of a figure of merit (FOM) that accounts for energy per conversion step indicates that op-amps are one of the most significant performance bottlenecks. New mixed-signal circuit architectures, which are more suitable for A/D conversion in scaled CMOS technologies and are more energy efficient than traditional architectures, are described. These circuits sense the crossing of virtual ground with comparators or zero-crossing detectors instead of forcing the virtual ground with op-amps. The FOM derivations for the comparator and zero-crossing based circuits indicate potentially a large improvement over traditional op-amp based circuits. The designs and experimental results of analog-to-digital converters based on a prototype comparator and zero-crossing are discussed in detail.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2xlZTA4LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlsZWUwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEPiG1zICB7QAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzIARbQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bGVlMDgucGRmAAAOABQACQBsAGUAZQAwADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbGVlMDgucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2007.911069}}

@mastersthesis{easwaran06,
	Author = {Easwaran, S. N.},
	Date-Added = {2012-09-19 18:38:52 +0800},
	Date-Modified = {2012-09-19 18:39:52 +0800},
	School = {University of Twente},
	Title = {{A Low Power NMOS LDO in the Philips CO50PMU Process}},
	Year = {2006},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2Vhc3dhcmFuMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmVhc3dhcmFuMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ9N2bMf8GgAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMf1EgAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczplYXN3YXJhbjA2LnBkZgAOAB4ADgBlAGEAcwB3AGEAcgBhAG4AMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2Vhc3dhcmFuMDYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6}}

@phdthesis{abo99,
	Author = {Abo, Andrew M.},
	Date-Added = {2012-09-19 17:05:46 +0800},
	Date-Modified = {2012-09-19 17:05:49 +0800},
	Number = {UCB/ERL M99/25},
	School = {EECS Department, University of California, Berkeley},
	Title = {Design for Reliability of Low-Voltage, Switched-Capacity Circuits},
	Url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1999/3654.html},
	Year = {1999},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2Fibzk5LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlhYm85OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEPQ1wzH+ryQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzH87SQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YWJvOTkucGRmAAAOABQACQBhAGIAbwA5ADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYWJvOTkucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1999/3654.html}}

@article{sawigun11,
	Author = {Sawigun, Chutham and Serdijn, Wouter A.},
	Date-Added = {2012-09-18 15:22:42 +0800},
	Date-Modified = {2012-09-18 15:23:25 +0800},
	Doi = {10.1109/TCSI.2011.2158491},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {CMOS model parameters;circuit simulations;circuit stability;class-AB current-mode subthreshold CMOS sample and hold circuit;class-AB weak inversion transconductor;compressive I-V characteristic;feedback analysis;high signal-to-noise ratio;low current consumption;low supply voltage;low switching error;negative feedback;power 27.5 nW;power consumption;size 0.13 mum;subthreshold MOSFET;voltage 0.6 V;CMOS analogue integrated circuits;MOSFET;low-power electronics;sample and hold circuits;},
	Month = {Jul},
	Number = {7},
	Pages = {1615-1626},
	Title = {{Analysis and Design of a Low-Voltage, Low-Power, High-Precision, Class-AB Current-Mode Subthreshold CMOS Sample and Hold Circuit}},
	Volume = {58},
	Year = {2011},
	Abstract = {This paper proposes the design of a current-mode sample and hold circuit using subthreshold MOSFETs. The proposed circuit combines negative feedback and the compressive I-V characteristic of a class-AB weak inversion transconductor to achieve low switching error, high signal-to-noise ratio and high dynamic range from a low supply voltage and very low current consumption. The paper also provides a feedback analysis of current mode sample and hold circuits. Several design issues including circuit stability, mismatch, linearity, noise, and power consumption are discussed and a comparison of class-A and class-AB versions of subthreshold sample and hold circuits is made. The design verification of the proposed class-AB current mode sample and hold circuit is done by circuit simulations using 0.13 #x03BC;m CMOS model parameters. The results show that, from a 0.6 V supply and with a power consumption of 27.5 nW, the proposed circuit provides 73 dB signal-to-noise ratio, 77 dB dynamic range, and a figure of merit of 1.9 nW/MHz.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3Nhd2lndW4xMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNc2F3aWd1bjExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDpBZsx+QgIAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx90YIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnNhd2lndW4xMS5wZGYAAA4AHAANAHMAYQB3AGkAZwB1AG4AMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3Nhd2lndW4xMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2011.2158491}}

@book{johns97,
	Author = {Johns, David A. and Martin, Ken W.},
	Date-Added = {2012-09-16 21:43:38 +0800},
	Date-Modified = {2012-10-02 11:28:21 +0800},
	Publisher = {{John Wiley \& Sons, Inc.}},
	Title = {{Analog Integrated Circuit Design}},
	Year = {1997}}

@article{temes85,
	Author = {Temes, G.C.},
	Cites = {martin81},
	Date-Added = {2012-09-15 17:32:03 +0800},
	Date-Modified = {2012-12-09 11:18:48 +0800},
	Doi = {10.1049/el:19850537},
	Issn = {0013-5194},
	Journal = {Electronics Letters},
	Keywords = {A/D converter;ADC;DC offset voltages;compensation;input sample/hold stages;pipeline configuration;analogue-digital conversion;error compensation;pipeline processing;},
	Number = {17},
	Pages = {762 -763},
	Title = {{High-accuracy pipeline A/D convertor configuration}},
	Volume = {21},
	Year = {1985},
	Abstract = {A novel pipeline A/D convertor configuration is proposed
which appears to have some speed and accuracy advantages over earlier
schemes. Circuits are also given for the compensation of the DC offset
voltages of the input S/H stages, and for increasing the time
available for signal acquisition.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3RlbWVzODUucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3RlbWVzODUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ1/DzMemNUAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMefLUAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp0ZW1lczg1LnBkZgAADgAYAAsAdABlAG0AZQBzADgANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy90ZW1lczg1LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/el:19850537}}

@article{lewis87,
	Author = {Lewis, Stephen H. and Gray, Paul R.},
	Cited-By = {song88},
	Date-Added = {2012-09-15 17:32:03 +0800},
	Date-Modified = {2012-12-18 13:32:58 +0800},
	Doi = {10.1109/JSSC.1987.1052843},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Analogue-digital conversion; CMOS integrated circuits; Pipeline processing; analogue-digital conversion; pipeline processing;},
	Month = {Dec},
	Number = {6},
	Pages = {954-961},
	Title = {{A pipelined 5-Msample/s 9-bit analog-to-digital converter}},
	Volume = {22},
	Year = {1987},
	Abstract = {A pipelined, 5-Msample/s, 9-b analog-to-digital converter
with digital correction has been designed and fabricated in 3- mu;m
CMOS technology. It requires 8500 mil\textsuperscript{2}, consumes 180 mW, and has an input capacitance of 3 pF. A fully differential architecture is used; only a two-phase nonoverlapping clock is required, and an on-chip sample-and-hold amplifier is included.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xld2lzODcucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xld2lzODcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ2RgzMemOZUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMefMZAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZXdpczg3LnBkZgAADgAYAAsAbABlAHcAaQBzADgANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXdpczg3LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.1987.1052843}}

@article{sutarja88,
	Author = {Sutarja, S. and Gray, Paul R.},
	Cites = {lewis87},
	Date-Added = {2012-09-15 17:32:03 +0800},
	Date-Modified = {2012-12-18 13:31:12 +0800},
	Doi = {10.1109/4.90027},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {13 bit;15 mW;3 micron;5 V;CMOS technology;cost;monotonicity;pipelined A/D convertor;prototype converter;reference-feedforward correction;CMOS integrated circuits;analogue-digital conversion;},
	Month = {Dec},
	Number = {6},
	Pages = {1316-1323},
	Title = {{A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter}},
	Volume = {23},
	Year = {1988},
	Abstract = {A pipelined, 13-bit, 250-ksample/s (ks/s), 5-V,
analog-to-digital (A/D) converter has been designed and fabricated in
a 3-µm CMOS technology. Monotonicity is achieved using a
reference-feedforward correction technique instead of (self-)
calibration of trimming to minimize the overall cost. The prototype
converter requires 3400 mil\textsuperscript{2}, and consumes 15 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3N1dGFyamE4OC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNc3V0YXJqYTg4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDZQbcx6Y9FQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx581EAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnN1dGFyamE4OC5wZGYAAA4AHAANAHMAdQB0AGEAcgBqAGEAOAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3N1dGFyamE4OC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.90027}}

@inproceedings{song88,
	Author = {Song, Bang-Sup and Tompsett, M.F.},
	Booktitle = {Solid-State Circuits Conference, 1988. Digest of Technical Papers. ISSCC. 1988 IEEE International},
	Cites = {lewis87},
	Date-Added = {2012-09-15 17:32:03 +0800},
	Date-Modified = {2012-12-09 11:19:40 +0800},
	Doi = {10.1109/ISSCC.1988.663703},
	Month = {Feb},
	Pages = {226},
	Title = {{A 12-b 1-MHz Capacitor Error Averaging Pipelined A/D Converter}},
	Year = {1988},
	Abstract = {Not available},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3Nvbmc4OC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKc29uZzg4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDX8Ocx6ZBYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx585YAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnNvbmc4OC5wZGYADgAWAAoAcwBvAG4AZwA4ADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc29uZzg4LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.1988.663703}}

@inproceedings{yip11,
	Author = {Yip, M. and Chandrakasan, Anantha P.},
	Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International},
	Date-Added = {2012-09-15 02:26:00 +0800},
	Date-Modified = {2012-12-18 13:19:55 +0800},
	Doi = {10.1109/ISSCC.2011.5746277},
	Issn = {0193-6530},
	Keywords = {energy-constrained system;medical monitoring;reconfigurable SAR ADC;sensor network;voltage 0.4 V to 1 V;analogue-digital conversion;low-power electronics;},
	Month = {feb.},
	Pages = {190-192},
	Title = {{A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC}},
	Year = {2011},
	Abstract = {Applications such as sensor networks and medical monitoring often require ADCs that can digitize signals with varying bandwidth and dynamic range requirements. In energy-constrained systems, it is beneficial to adapt the ADC performance to the signal to avoid consuming power on unnecessary bandwidth or accuracy. Therefore, this paper presents a single reconfigurable SAR ADC whose power scales with resolution and sample rate to improve energy efficiency, while reducing system complexity and cost.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL3lpcDExLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQl5aXAxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENdAgzHmXzgAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHknTgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6eWlwMTEucGRmAAAOABQACQB5AGkAcAAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMveWlwMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2011.5746277}}

@article{binkley03,
	Author = {Binkley, D.M. and Hopper, C.E. and Tucker, S.D. and Moss, B.C. and Rochelle, J.M. and Foty, D.P.},
	Date-Added = {2012-09-14 23:07:37 +0800},
	Date-Modified = {2012-09-14 23:07:42 +0800},
	Doi = {10.1109/TCAD.2002.806606},
	Issn = {0278-0070},
	Journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
	Keywords = {0.5 micron; DC matching; MOS inversion coefficient; MOS transistor; MOSFET current optimisation; MOSFET size optimisation; analog CMOS design; channel length; circuit transconductance; computer-aided design methodology; drain current; drain-source saturation voltage; flicker noise; inversion level; optimal DC gain; output conductance; submicron CMOS process; transistor-level CAD methodology; white noise; CMOS analogue integrated circuits; circuit CAD; circuit optimisation; flicker noise; integrated circuit design; integrated circuit noise; white noise;},
	Month = {feb.},
	Number = {2},
	Pages = {225 - 237},
	Title = {A CAD methodology for optimizing transistor current and sizing in analog CMOS design},
	Volume = {22},
	Year = {2003},
	Abstract = {A computer-aided design (CAD) methodology for optimizing MOS transistor current and sizing is presented where drain current ID, inversion level (represented by inversion coefficient IC), and channel length L are selected as three independent degrees of design freedom resulting in an optimized selection of channel width for layout. At a given drain current ID in saturation, a selected MOS inversion coefficient IC and channel length L define a point on an operating plane illustrating dramatic tradeoffs in circuit performance. Operation in the region of low inversion coefficient IC and long channel length L results in optimal DC gain and matching compared to the region of high inversion coefficient IC and short channel length L where bandwidth is optimal. A design methodology is presented here to enable optimum design choices throughout the continuum of inversion level IC (weak, moderate, or strong inversion) and available channel length L. The methodology is implemented in a prototype CAD system where a graphical view permits the designer to explore optimum tradeoffs against preset goals for circuit transconductance gm, output conductance gds, drain-source saturation voltage, gain, bandwidth, white and flicker noise, and DC matching for a 0.5- mu;m CMOS process. The design methodology can be readily extended to deeper submicron MOS processes through linkage to the EKV or BSIM3 MOS models or custom model equations.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2JpbmtsZXkwMy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYmlua2xleTAzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDWAZsx5aSgAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx4+KgAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJpbmtsZXkwMy5wZGYAAA4AHAANAGIAaQBuAGsAbABlAHkAMAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JpbmtsZXkwMy5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2002.806606}}

@article{kinget05,
	Author = {Kinget, Peter R.},
	Date-Added = {2012-09-14 18:29:00 +0800},
	Date-Modified = {2012-09-15 00:38:34 +0800},
	Doi = {10.1109/JSSC.2005.848021},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {BiCMOS analog integrated circuits; CMOS analog integrated circuits; MOS circuits; MOSFET; analog circuit design; bandwidth-accuracy-power tradeoff; bipolar analog integrated circuits; bipolar devices; bipolar transistors; circuit analysis; design methodology; device mismatch; performance limitations; technology constants; thermal noise; tradeoffs; bipolar analogue integrated circuits; integrated circuit design; network analysis; thermal noise;},
	Month = {Jun},
	Number = {6},
	Pages = {1212 - 1224},
	Rating = {4},
	Title = {Device mismatch and tradeoffs in the design of analog circuits},
	Volume = {40},
	Year = {2005},
	Abstract = { Random device mismatch plays an important role in the design of accurate analog circuits. Models for the matching of MOS and bipolar devices from open literature show that matching improves with increasing device area. As a result, accuracy requirements impose a minimal device area and this paper explores the impact of this constraint on the performance of general analog circuits. It results in a fixed bandwidth-accuracy-power tradeoff which is set by technology constants. This tradeoff is independent of bias point for bipolar circuits whereas for MOS circuits some bias point optimizations are possible. The performance limitations imposed by matching are compared to the limits imposed by thermal noise. For MOS circuits the power constraints due to matching are several orders of magnitude higher than for thermal noise. For the bipolar case the constraints due to noise and matching are of comparable order of magnitude. The impact of technology scaling on the conclusions of this work are briefly explored.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2tpbmdldDA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxraW5nZXQwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENXHOzHkn/VBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHi3fQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2luZ2V0MDUucGRmAA4AGgAMAGsAaQBuAGcAZQB0ADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9raW5nZXQwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2005.848021}}

@article{yang05,
	Author = {Yang, H.Y. and Sarpeshkar, R.},
	Date-Added = {2012-09-14 18:24:57 +0800},
	Date-Modified = {2012-09-14 18:25:01 +0800},
	Doi = {10.1109/JSSC.2005.852042},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.35 micron; 31.25 kHz; 75 muW; analog-to-digital conversion; clock cycles; current-mode algorithm; energy efficiency; natural error cancellation; sub-ranging technique; time-based analog-to-digital converter; time-to-voltage conversion; voltage-to-time conversion; analogue-digital conversion; circuit noise; current-mode circuits; low-power electronics; network analysis;},
	Month = {aug.},
	Number = {8},
	Pages = {1590 - 1601},
	Title = {A time-based energy-efficient analog-to-digital converter},
	Volume = {40},
	Year = {2005},
	Abstract = {Dual-slope converters use time to perform analog-to-digital conversion but require 2N+1 clock cycles to achieve N bits of precision. We describe a novel current-mode algorithm that also uses time to perform analog-to-digital conversion but requires 5N clock cycles to achieve N bits of precision via a successive subranging technique. The algorithm requires one asynchronous comparator, two capacitors, one current source, and a state machine. Amplification of two is achieved without the use of an explicit amplifier by simply doing things twice in time. The use of alternating voltage-to-time and time-to-voltage conversions provides natural error cancellation of comparator offset and delay, 1/f noise, and switching charge-injection. The use of few components and an efficient mechanism for amplification and error cancellation allow for energy-efficient operation: in a 0.35- mu;m implementation, we were able to achieve 12 bit of DNL limited precision or 11 bit of thermal noise-limited precision at a sampling frequency of 31.25 kHz with 75 mu;W of total analog and digital power consumption. These numbers yield a thermal noise-limited energy efficiency of 1.17 pJ per quantization level, making it one of the most energy-efficient converters to date in the 10-12 bit precision range.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3lhbmcwNS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKeWFuZzA1LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDUmycx5J9YAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx4t1YAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnlhbmcwNS5wZGYADgAWAAoAeQBhAG4AZwAwADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMveWFuZzA1LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2005.852042}}

@inproceedings{frey06,
	Author = {Frey, M. and Loeliger, H.-A.},
	Booktitle = {Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on},
	Date-Added = {2012-09-14 18:21:02 +0800},
	Date-Modified = {2012-09-15 00:40:31 +0800},
	Doi = {10.1109/ISCAS.2006.1693487},
	Keywords = {digital code storage;digital look-up table;flash A/D-converters;flash analog-to-digital converters;low-precision comparator;analogue-digital conversion;comparators (circuits);table lookup;},
	Month = {May},
	Pages = {4 pp.},
	Title = {On flash A/D-converters with low-precision comparators},
	Year = {2006},
	Abstract = {Flash analog-to-digital converters can be built using small (and fast) low-precision comparators with unpredictable thresholds followed by a digital look-up table to correct the output. The look-up table should store digital codes with higher precision than the nominal resolution of the converter. The effective resolution of such a scheme with N comparators is roughly log2(N) - 1 bits. The concept is demonstrated by a chip that achieves almost 7 bit resolution with 256 low-precision comparators},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2ZyZXkwNi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKZnJleTA2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDUe2cx5JpcAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx4thcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmZyZXkwNi5wZGYADgAWAAoAZgByAGUAeQAwADYALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZnJleTA2LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2006.1693487}}

@inproceedings{nikandish07,
	Author = {Nikandish, G. and Sedighi, B. and Bakhtiar, M.S.},
	Booktitle = {Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
	Cites = {pelgrom89, uyttenhove02},
	Date-Added = {2012-09-14 18:17:56 +0800},
	Date-Modified = {2012-12-09 11:17:10 +0800},
	Doi = {10.1109/ISCAS.2007.378731},
	Keywords = {power dissipation;switched-capacitor pipeline ADC;switched-current pipeline ADC;analogue-digital conversion;switched capacitor networks;switched current circuits;},
	Month = {May},
	Pages = {2252--2255},
	Title = {Performance Comparison of Switched-Capacitor and Switched-Current Pipeline ADCs},
	Year = {2007},
	Abstract = {In this paper a theoretical comparison between the performance of switched-capacitor (SC) and switched-current (SI) pipeline analog-to-digital converters (ADCs) is presented. Power dissipation and die area of SC and SI implementations are compared based on linearity and noise constraints. It is shown that if nonlinearity errors of the class AB SI ADCs are removed by calibration, their performance prevails that of the SC ADCs. Also it is shown that class AB SI ADCs occupy less die area than SC ADCs for a given resolution.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL25pa2FuZGlzaDA3LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9uaWthbmRpc2gwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENRnKzHklrwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHi1LwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bmlrYW5kaXNoMDcucGRmAAAOACAADwBuAGkAawBhAG4AZABpAHMAaAAwADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbmlrYW5kaXNoMDcucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2007.378731}}

@inproceedings{he08,
	Author = {He, Jun and Zhan, Sanyi and Chen, Degang and Geiger, R.},
	Booktitle = {Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on},
	Date-Added = {2012-09-14 18:16:00 +0800},
	Date-Modified = {2012-09-15 00:40:23 +0800},
	Doi = {10.1109/ISCAS.2008.4541822},
	Keywords = {Lewis-Gray comparator;SPICE;dynamic comparators;offset voltage;comparators (circuits);},
	Month = {May},
	Pages = {1934 -1937},
	Title = {A simple and accurate method to predict offset voltage in dynamic comparators},
	Year = {2008},
	Abstract = {In a dynamic comparator, it's always challenging to analytically predict the input offset voltage due to the existence of the internal positive feedback and transient process. In this paper, a simple method is presented to accurately estimate input offset voltages caused by process variations in dynamic comparators. The "Lewis-Gray" comparator implemented in TSMC0.25mum process is applied as an example to verify the effectiveness of the analytical method. Based on the SPICE level 1 model, the method shows good agreements with Monte Carlo transient simulation based on the sophisticated BSEVI3V3 model. The analytical results allow the circuit designers to fully explore the tradeoffs in comparator design, such as offset voltage, area and speed. To illustrate the potential, the analytical method was used to re-size the "Lewis-Gray" structure to reduce its random offset while maintaining a constant total area. After the optimization, input offset voltage has been reduced by 41% compared with its original sizing.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2hlMDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGhlMDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ1F6rMeSTvAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMeLRvAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpoZTA4LnBkZgAOABIACABoAGUAMAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2hlMDgucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2008.4541822}}

@inproceedings{vogels05,
	Author = {Vogels, M. and Gielen, G.},
	Booktitle = {Circuit Theory and Design, 2005. Proceedings of the 2005 European Conference on},
	Date-Added = {2012-09-14 18:14:16 +0800},
	Date-Modified = {2012-12-04 19:43:42 +0800},
	Doi = {10.1109/ECCTD.2005.1522968},
	Keywords = {analog-to-digital converters; automatic sizing step; bottom-up modeling flow; building-block topology selection step; converter architecture; high level simulation; systematic top-down design; transistor-level simulation; analogue-digital conversion; circuit simulation; integrated circuit design; network synthesis; network topology;},
	Month = {Aug--Sep},
	Pages = {I/293 - I/296 vol. 1},
	Title = {{Systematic top-down design of A/D converters}},
	Volume = {1},
	Year = {2005},
	Abstract = { In this paper, a systematic top-down design method for analog-to-digital converters is presented. Starting at a very high level, with only specifications for the DR, SNDR and bandwidth, the converter architecture is selected, followed by high level simulation. These results are then used in a building-block topology selection step, followed by an automatic sizing step and then intermediate and full transistor-level simulation. It is shown that the systematic flow can lead to faster and more robust design of ADCs, but that next to the top-down design flow a bottom-up modeling flow should be present.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3ZvZ2VsczA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx2b2dlbHMwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENRWQzHkkjQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHi0DQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dm9nZWxzMDUucGRmAA4AGgAMAHYAbwBnAGUAbABzADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy92b2dlbHMwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ECCTD.2005.1522968}}

@article{he09,
	Author = {He, Jun and Zhan, Sanyi and Chen, Degang and Geiger, R.L.},
	Date-Added = {2012-09-14 18:03:15 +0800},
	Date-Modified = {2012-09-15 00:40:12 +0800},
	Doi = {10.1109/TCSI.2009.2015207},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {CMOS technology;Lewis-Gray structure;SPICE Level 1 model;dynamic comparators;dynamic offset voltage;parasitic capacitance mismatch;random offset voltage;size 0.25 mum;size 40 nm;static offset voltage;CMOS analogue integrated circuits;SPICE;comparators (circuits);},
	Month = {May},
	Number = {5},
	Pages = {911 -919},
	Title = {{Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators}},
	Volume = {56},
	Year = {2009},
	Abstract = {When mismatches are present in a dynamic comparator, due to internal positive feedback and transient response, it is always challenging to analytically predict the input-referred random offset voltages since the operating points of transistors are time varying. In this paper, a novel balanced method is proposed to facilitate the evaluation of operating points of transistors in a dynamic comparator. Thus, it becomes possible to obtain an explicit expression for offset voltage in dynamic comparators. We include two types of mismatches in the model: 1) static offset voltages from the mismatch in muCox and threshold voltage Vth and 2) dynamic offset voltage due to the mismatch in the parasitic capacitances. From the analytical models, designers can obtain an intuition about the main contributors to offset and also fully explore the tradeoffs in dynamic comparator design, such as offset voltage, area and speed. To validate the balanced method, two topologies of dynamic comparator implemented in 0.25-µm and 40-nm CMOS technology are applied as examples. Input-referred offset voltages are first derived analytically based on SPICE Level 1 model, whose values are compared with more accurate Monte Carlo transient simulations using a sophisticated BSIM3 model. A good agreement between those two verifies the effectiveness of the balanced method. To illustrate its potential, the explicit expressions of offset voltage were applied to guide the optimization of ``Lewis-Gray'' structure. Compared to the original design, the input offset voltage was easily reduced by 41% after the optimization while maintaining the same silicon area.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL2hlMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CGhlMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ1FA7MeSNeAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMeLLeAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpoZTA5LnBkZgAOABIACABoAGUAMAA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2hlMDkucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2009.2015207}}

@article{uyttenhove02,
	Author = {Uyttenhove, K. and Steyaert, M.S.J.},
	Date-Added = {2012-09-14 16:58:03 +0800},
	Date-Modified = {2012-12-09 11:17:02 +0800},
	Doi = {10.1109/TCSII.2002.801191},
	Issn = {1057-7130},
	Journal = {Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
	Keywords = {A/D converters;CMOS technology trends;deep submicron transistors;figure of merit;flash ADC;high-speed CMOS ADCs;high-speed analog-to-digital converters;matching-dominated ADCs;mismatch scaling trends;power consumption;settling dominated circuits;slew-rate dominated circuits;speed-power-accuracy tradeoff;supply voltage scaling trends;technology scaling;CMOS integrated circuits;analogue-digital conversion;high-speed integrated circuits;},
	Month = {Apr},
	Number = {4},
	Pages = {280-287},
	Rating = {4},
	Read = {1},
	Title = {{Speed-power-accuracy tradeoff in high-speed CMOS ADCs}},
	Volume = {49},
	Year = {2002},
	Abstract = {In this paper the fundamental tradeoff between speed, power, and accuracy for high-speed analog-to-digital converters (ADCs) is reviewed with respect to technology scaling. The never-ending story of complementary metal-oxide-semiconductor (CMOS) technology trends toward smaller transistor dimensions has resulted to date in deep submicron transistors with lower supply voltages. Supply voltage scaling and mismatch scaling trends are discussed and it is shown that in future technologies the power consumption of matching-dominated high-speed ADCs will increase to achieve the same accuracy and speed. Also, a comparison is made between slew-rate dominated circuits and settling dominated circuits. Finally, a comparison with published high-speed ADCs is presented using the figure of merit},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL3V5dHRlbmhvdmUwMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQdXl0dGVuaG92ZTAyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDU50Mx5EudQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx4omcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnV5dHRlbmhvdmUwMi5wZGYADgAiABAAdQB5AHQAdABlAG4AaABvAHYAZQAwADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdXl0dGVuaG92ZTAyLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2002.801191}}

@article{blecker03,
	Author = {Blecker, E.B. and McDonald, T.M. and Erdogan, O.E. and Hurst, Paul J. and Lewis, Stephen H.},
	Date-Added = {2012-09-13 18:54:00 +0800},
	Date-Modified = {2012-12-18 13:32:58 +0800},
	Doi = {10.1109/JSSC.2003.811990},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {25.4 mW; 3.0 V; 8 bit; CMOS integrated circuits; adaptive digital-calibration algorithm; algorithmic analog-to-digital converter; analog queue-based architecture; digital background calibration; noise; peak signal-to-noise-and-distortion ratio; power dissipation; sample-and-hold amplifier; sampling rate; simplified queue; spurious-free dynamic range; two-stage pipelined converter; CMOS integrated circuits; analogue-digital conversion; calibration; integrated circuit noise; low-power electronics; pipeline processing; sample and hold circuits;},
	Month = {Jun},
	Number = {6},
	Pages = {1059-1062},
	Title = {Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue},
	Volume = {38},
	Year = {2003},
	Abstract = {An analog queue-based architecture and an adaptive digital-calibration algorithm calibrate an 8-bit two-stage pipelined algorithmic analog-to-digital converter. To minimize power dissipation and noise, the queue consists of only one sample-and-hold amplifier. At a sampling rate of 20 Msamples/s, the peak signal-to-noise-and-distortion ratio is 45 dB, and the spurious-free dynamic range is 62 dB. The total power dissipation is 25.4 mW from 3.0 V. The active analog area is 0.11 mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2JsZWNrZXIwMy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNYmxlY2tlcjAzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDN15sx33IsAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx3bAsAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJsZWNrZXIwMy5wZGYAAA4AHAANAGIAbABlAGMAawBlAHIAMAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JsZWNrZXIwMy5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2003.811990}}

@article{lewis92,
	Author = {Lewis, Stephen H. and Fetterman, H.S. and Gross, G.F., Jr. and Ramachandran, R. and Viswanathan, T.R.},
	Date-Added = {2012-09-13 18:03:04 +0800},
	Date-Modified = {2012-12-18 13:32:58 +0800},
	Doi = {10.1109/4.121557},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.9 micron;10 bit resolution;240 mW;5 MHz;A/D convertor;ADC;CMOS technology;fully differential analog circuits;monolithic IC;pipelined nine-stage architecture;CMOS integrated circuits;analogue-digital conversion;pipeline processing;},
	Month = {Mar},
	Number = {3},
	Pages = {351-358},
	Rating = {4},
	Read = {1},
	Title = {{A 10-b 20-Msample/s analog-to-digital converter}},
	Volume = {27},
	Year = {1992},
	Abstract = {A 10-b 20-Msample/s analog-to-digital converter fabricated in a 0.9- mu;m CMOS technology is described. The converter uses a pipelined nine-stage architecture with fully differential analog circuits and achieves a signal-to-noise-and-distortion ratio (SNDR) of 60 dB with a full-scale sinusoidal input at 5 MHz. It occupies a 8.7 mm2 and dissipates 240 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xld2lzOTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xld2lzOTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQzMejMd9aQAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMd2YQAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZXdpczkyLnBkZgAADgAYAAsAbABlAHcAaQBzADkAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXdpczkyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.121557}}

@inproceedings{yu01,
	Author = {Yu, P.C. and Shehata, S. and Joharapurkar, A. and Chugh, P. and Bugeja, A.R. and Du, Xiaohong and Kwak, Sung-Ung and Papantonopoulous, Y. and Kuyel, T.},
	Booktitle = {Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International},
	Date-Added = {2012-09-13 17:57:13 +0800},
	Date-Modified = {2012-09-15 00:54:49 +0800},
	Doi = {10.1109/ISSCC.2001.912576},
	Issn = {0193-6530},
	Keywords = {0.6 micron;14 bit;3.3 V;74 dB;860 mW;DAC/feedback capacitor averaging technique;SNR improvement;double-poly BiCMOS ADC;external mismatch noise cancellation;pipelined ADC;BiCMOS integrated circuits;analogue-digital conversion;circuit feedback;integrated circuit noise;pipeline processing;},
	Pages = {136 -137, 439},
	Title = {{A 14 b 40 MSample/s pipelined ADC with DFCA}},
	Year = {2001},
	Abstract = {Summary form only given. A DAC and feedback capacitor averaging (DFCA) technique used in a pipelined ADC achieves 84 dB SFDR and 74 dB SNR. Also external mismatch noise cancellation digitally improves the SNR. Excluding output drivers, the 0.6 mu;m double-poly BiCMOS ADC dissipates 860 mW from 3.3 V supply},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFE1TRUUvUGFwZXJzL3l1MDEucGRm0gkXGBlXTlMuZGF0YYAGTxEBeAAAAAABeAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1CHl1MDEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQzJbnMd8+QAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMd18QAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA0TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp5dTAxLnBkZgAOABIACAB5AHUAMAAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAnVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3l1MDEucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgClAKoAsgC0AjACNQJAAkkCVwJbAmICawJwAn0CgAKSApUCmgAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKc},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2001.912576}}

@article{galton00,
	Author = {Galton, I.},
	Date-Added = {2012-09-13 15:06:22 +0800},
	Date-Modified = {2012-09-15 00:41:50 +0800},
	Doi = {10.1109/82.826744},
	Issn = {1057-7130},
	Journal = {Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
	Keywords = {14 bit;ADC accuracy improvement;ADC error;D/A converter noise;DAC noise;all-digital technique;analog-to-digital converters;component mismatches;digital cancellation;internal DACs;pipelined A/D converters;pipelined ADC;register transfer level;signal processing level;CMOS integrated circuits;analogue-digital conversion;digital-analogue conversion;integrated circuit noise;pipeline processing;},
	Month = {Mar},
	Number = {3},
	Pages = {185-196},
	Title = {Digital cancellation of D/A converter noise in pipelined A/D converters},
	Volume = {47},
	Year = {2000},
	Abstract = {Pipelined analog-to-digital converters (ADCs) tend to be sensitive to component mismatches in their internal digital-to-analog converters (DACs), The component mismatches give rise to error, referred to as DAC noise, which is not attenuated or cancelled along the pipeline as are other types of noise. This paper describes an all-digital technique that significantly mitigates this problem. The technique continuously measures and cancels the portion of the ADC error arising from DAC noise during normal operation of the ADC, so no special calibration signal or auto-calibration phase is required. The details of the technique are described in the context of a nominal 14-bit pipelined ADC example at both the signal processing and register transfer levels. Through this example, the paper demonstrates that in the presence of realistic component matching limitations the technique can improve the overall ADC accuracy by several bits with only moderate digital hardware complexity },
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2dhbHRvbjAwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxnYWx0b24wMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEMwyEzHeuYQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHc94QAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Z2FsdG9uMDAucGRmAA4AGgAMAGcAYQBsAHQAbwBuADAAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9nYWx0b24wMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/82.826744}}

@inproceedings{jamal02,
	Author = {Jamal, S.M. and Fu, Daihong and Hurst, Paul J. and Lewis, Stephen H.},
	Booktitle = {Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International},
	Date-Added = {2012-09-13 14:57:54 +0800},
	Date-Modified = {2012-12-18 13:32:58 +0800},
	Doi = {10.1109/ISSCC.2002.992991},
	Keywords = {0.35 micron;10 bit;234 mW;3.3 V;CMOS;active area;adaptive signal processing;digital background calibration;gain mismatch;offset mismatch;pipelined ADC;power dissipation;sample-time error;time-interleaved analog-to-digital converter;CMOS integrated circuits;adaptive signal processing;analogue-digital conversion;calibration;low-power electronics;pipeline processing;},
	Pages = {172 -457 vol.1},
	Title = {A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration},
	Volume = {1},
	Year = {2002},
	Abstract = {Digital calibration using adaptive signal processing corrects offset mismatch, gain mismatch, and sample-time error between time-interleaved channels in a 10b 120MSample/s pipelined ADC. With background calibration, peak SNDR is 56.8dB and power dissipation is 234mW from 3.3V. Active area is 12.5mm2 in 0.35 mu;m CMOS },
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2phbWFsMDIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2phbWFsMDIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQzB2rMd6bPAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMdzZPAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpqYW1hbDAyLnBkZgAADgAYAAsAagBhAG0AYQBsADAAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9qYW1hbDAyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2002.992991}}

@article{yang01,
	Author = {Yang, W. and Kelly, D. and Mehr, L. and Sayuk, M.T. and Singer, L.},
	Date-Added = {2012-09-13 13:46:56 +0800},
	Date-Modified = {2012-12-04 19:44:54 +0800},
	Doi = {10.1109/4.972143},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.35 micron;14 bit;3 V;340 mW;Nyquist input;buffered bootstrapping;capacitor matching;charge injection;common-mode compliance;differential nonlinearity;double-poly triple-metal CMOS process;integral nonlinearity;pipeline analog-to-digital converter;power consumption;signal-to-noise ratio;spurious-free dynamic range;track-and-hold amplifier;CMOS integrated circuits;analogue-digital conversion;bootstrap circuits;integrated circuit noise;low-power electronics;pipeline processing;sample and hold circuits;},
	Month = {Dec},
	Number = {12},
	Pages = {1931-1936},
	Title = {{A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input}},
	Volume = {36},
	Year = {2001},
	Abstract = {This paper describes the design of a 14-b 75-Msample/s pipeline analog-to-digital converter (ADC) implemented in a 0.35- mu;m double-poly triple-metal CMOS process. The ADC uses a 4-b first stage to relax capacitor-matching requirements, buffered bootstrapping to reduce signal-dependent charge injection, and a flip-around track-and-hold amplifier with wide common-mode compliance to reduce noise and power consumption. It achieves 14-b accuracy without calibration or dithering. Typical differential nonlinearity is 0.6 LSB, and integral nonlinearity is 2 LSB. The ADC also achieves 73-dB signal-to-noise ratio, and 85-dB spurious-free dynamic range over the first Nyquist band. The 7.8-mm2 ADC operates with a 2.7- to 3.6-V supply, and dissipates 340 mW at 3 V},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3lhbmcwMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKeWFuZzAxLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDLiP8x3lHoAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMx3I/oAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnlhbmcwMS5wZGYADgAWAAoAeQBhAG4AZwAwADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMveWFuZzAxLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.972143}}

@article{walden99,
	Author = {Walden, R.H.},
	Date-Added = {2012-09-11 03:26:53 +0800},
	Date-Modified = {2012-12-04 19:45:00 +0800},
	Doi = {10.1109/49.761034},
	Issn = {0733-8716},
	Journal = {Selected Areas in Communications, IEEE Journal on},
	Keywords = {ADC architectures;ADC performance limitations;analog-to-digital converters;aperture jitter;commercially available parts;comparator ambiguity;device technology speed;experimental converters;integrated circuit technologies;low power dissipation;resolution;sampling frequency;sampling instant uncertainty;sampling rates;signal processing systems;single-chip ADC;software radio;thermal noise;analogue-digital conversion;integrated circuit technology;jitter;signal resolution;signal sampling;thermal noise;},
	Month = {Apr},
	Number = {4},
	Pages = {539-550},
	Title = {Analog-to-digital converter survey and analysis},
	Volume = {17},
	Year = {1999},
	Abstract = {Analog-to-digital converters (ADCs) are ubiquitous, critical components of software radio and other signal processing systems. This paper surveys the state-of-the-art of ADCs, including experimental converters and commercially available parts. The distribution of resolution versus sampling rate provides insight into ADC performance limitations. At sampling rates below 2 million samples per second (Gs/s), resolution appears to be limited by thermal noise. At sampling rates ranging from ~2 Ms/s to ~4 giga samples per second (Gs/s), resolution falls off by ~1 bit for every doubling of the sampling rate. This behavior may be attributed to uncertainty in the sampling instant due to aperture jitter. For ADCs operating at multi-Gs/s rates, the speed of the device technology is also a limiting factor due to comparator ambiguity. Many ADC architectures and integrated circuit technologies have been proposed and implemented to push back these limits. The trend toward single-chip ADCs brings lower power dissipation. However, technological progress as measured by the product of the ADC resolution (bits) times the sampling rate is slow. Average improvement is only ~1.5 bits for any given sampling frequency over the last six-eight years},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3dhbGRlbjk5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx3YWxkZW45OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEL2YOzHRgCwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHPviwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6d2FsZGVuOTkucGRmAA4AGgAMAHcAYQBsAGQAZQBuADkAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy93YWxkZW45OS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/49.761034}}

@article{borkar99,
	Author = {Borkar, S.},
	Date-Added = {2012-09-11 03:02:21 +0800},
	Date-Modified = {2012-09-15 00:38:23 +0800},
	Doi = {10.1109/40.782564},
	Issn = {0272-1732},
	Journal = {Micro, IEEE},
	Keywords = {CMOS technology;Intel microprocessors;design challenges;double transistor density;gate delay;microprocessor technology;operating frequency;performance;power consumption;technology scaling;transistor density;microprocessor chips;},
	Month = {Jul--Aug},
	Number = {4},
	Pages = {23-29},
	Title = {Design challenges of technology scaling},
	Volume = {19},
	Year = {1999},
	Abstract = {Scaling advanced CMOS technology to the next generation improves performance, increases transistor density, and reduces power consumption. Technology scaling typically has three main goals: 1) reduce gate delay by 30%, resulting in an increase in operating frequency of about 43%; 2) double transistor density; and 3) reduce energy per transition by about 65%, saving 50% of power (at a 43% increase in frequency). These are not ad hoc goals; rather, they follow scaling theory. This article looks closely at past trends in technology scaling and how well microprocessor technology and products have met these goals. It also projects the challenges that lie ahead if these trends continue. This analysis uses data from various Intel microprocessors; however, this study is equally applicable to other types of logic designs. Is process technology meeting the goals predicted by scaling theory? An analysis of microprocessor performance, transistor density, and power trends through successive technology generations helps identify potential limiters of scaling, performance, and integration},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2Jvcmthcjk5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxib3JrYXI5OS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEL2BdzHRakAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHPqEAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Ym9ya2FyOTkucGRmAA4AGgAMAGIAbwByAGsAYQByADkAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ib3JrYXI5OS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/40.782564}}

@article{cao09,
	Author = {Cao, Zhiheng and Yan, Shouli and Li, Yunchu},
	Date-Added = {2012-09-10 14:45:45 +0800},
	Date-Modified = {2012-09-15 00:42:01 +0800},
	Doi = {10.1109/JSSC.2008.2012329},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {digital CMOS process;frequency 2.5 GHz;internal clock frequency;CMOS analogue integrated circuits;analogue-digital conversion;},
	Month = {Mar},
	Number = {3},
	Pages = {862 -873},
	Title = {A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 m CMOS},
	Volume = {44},
	Year = {2009},
	Abstract = {A 1.25 GS/s 6b ADC is implemented in a 0.13 mum digital CMOS process by time-interleaving two SAR ADCs with 2.5 GHz internal clock frequency that converts 6 bits in 3 cycles. 5.5b ENOB at 1.25 GS/s and 5.8b ENOB at 1 GS/s are achieved without any off-line calibration, error correction or post processing. The entire ADC consumes 32 mW at 1.25 GS/s including T/H and reference buffers, and occupies 0.09 mm2 .},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2008.2012329}}

@inproceedings{vanderplas06,
	Author = {Van der Plas, G. and Decoutere, S. and Donnay, S.},
	Booktitle = {Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-09-08 15:48:24 +0800},
	Date-Modified = {2012-12-04 19:45:19 +0800},
	Doi = {10.1109/ISSCC.2006.1696294},
	Issn = {0193-6530},
	Keywords = {0.16 pJ;2.5 mW;4 bit;90 nm;analog-to-digital converters;comparators;digital CMOS process;high-speed flash ADC;CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);high-speed integrated circuits;},
	Month = {Feb},
	Pages = {2310},
	Title = {{A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process}},
	Year = {2006},
	Abstract = {A high-speed 4b flash ADC in 90nm digital CMOS is presented that uses a dynamic offset-compensation scheme in its comparators. It achieves a sampling rate of 1.25GS/s with 3.7 ENOB (23.8dB SNDR) from dc to Nyquist while consuming 2.5mW. It has an energy per conversion step of 0.16pJ},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL3ZhbmRlcnBsYXMwNi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQdmFuZGVycGxhczA2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCsgU8xxGSEAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxwqKEAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZhbmRlcnBsYXMwNi5wZGYADgAiABAAdgBhAG4AZABlAHIAcABsAGEAcwAwADYALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdmFuZGVycGxhczA2LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2006.1696294}}

@article{honda07,
	Author = {Honda, K. and Furuta, M. and Kawahito, S.},
	Date-Added = {2012-09-08 15:46:49 +0800},
	Date-Modified = {2012-12-04 19:45:30 +0800},
	Doi = {10.1109/JSSC.2007.891683},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {1 V;10 bit;33 mW;90 nm;SFDR;SNDR;capacitance coupling techniques;class-AB amplifier;digital CMOS technology;folded-cascode amplifier;low-power A/D converter;pipeline ADC;pipeline analog-to-digital converter;sample-and-hold stage;signal-to-noise-and-distortion ratio;spurious-free dynamic range;CMOS digital integrated circuits;amplifiers;analogue-digital conversion;low-power electronics;sample and hold circuits;},
	Month = {Apr},
	Number = {4},
	Pages = {757-765},
	Title = {{A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques}},
	Volume = {42},
	Year = {2007},
	Abstract = {This paper presents a low-power low-voltage 10-bit 100-MSample/s pipeline analog-to-digital converter (ADC) using capacitance coupling techniques. A capacitance coupling sample-and-hold stage achieves high SFDR with 1.0-V supply voltage at a high sampling rate. A capacitance coupling folded-cascode amplifier effectively saves the power consumption of the gain stages of the ADC in a 90-nm digital CMOS technology. The SNDR and the SFDR are 55.3 dB and 71.5 dB, respectively, and the power consumption is 33 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2hvbmRhMDcucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2hvbmRhMDcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQrIDHMcRj1AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMcKh1AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpob25kYTA3LnBkZgAADgAYAAsAaABvAG4AZABhADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ob25kYTA3LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2007.891683}}

@inproceedings{quinn05,
	Author = {Quinn, P.J. and van Roermund, A.H.M.},
	Booktitle = {Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on},
	Date-Added = {2012-09-08 14:11:52 +0800},
	Date-Modified = {2012-09-15 00:40:35 +0800},
	Doi = {10.1109/ISCAS.2005.1464999},
	Keywords = {capacitor matching requirement; error analysis; high-resolution pipeline ADC; multi-bit front-end stage; optimization; power consumption; scaled back-end stages; analogue-digital conversion; circuit optimisation; error analysis; pipeline processing; power consumption;},
	Month = {May},
	Pages = {1964 - 1967 Vol. 3},
	Title = {Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs},
	Year = {2005},
	Abstract = { In this paper, an error analysis is presented to aid the design of a pipeline multi-bit front-end stage. It is demonstrated and quantified how the capacitor matching requirement can be reduced in high-resolution pipeline ADC. The paper continues by analyzing the optimal design for low power of the scaled back-end stages. Finally, a model is proposed to estimate the power per stage, and hence total power consumption of the pipeline ADC.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3F1aW5uMDUucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3F1aW5uMDUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQrDjrMcQK1AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMcJI1AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpxdWlubjA1LnBkZgAADgAYAAsAcQB1AGkAbgBuADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9xdWlubjA1LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2005.1464999}}

@article{wong04,
	Author = {Wong, K.-L.J. and Yang, C.-K.K.},
	Date-Added = {2012-09-08 13:59:38 +0800},
	Date-Modified = {2012-09-15 00:40:49 +0800},
	Doi = {10.1109/JSSC.2004.826317},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {ac noise; analog offset compensation; comparators; dc input offset; digital offset compensation; digital switching; minimum input-referred supply noise; mixed-mode applications; CMOS integrated circuits; circuit optimisation; comparators (circuits); compensation; integrated circuit noise;},
	Month = {May},
	Number = {5},
	Pages = {837-840},
	Title = {Offset compensation in comparators with minimum input-referred supply noise},
	Volume = {39},
	Year = {2004},
	Abstract = { The resolution of a comparator is determined by the dc input offset and the ac noise. For mixed-mode applications with significant digital switching, input-referred supply noise can be a significant source of error. This paper proposes an offset compensation technique that can simultaneously minimize input-referred supply noise. Demonstrated with digital offset compensation, this scheme reduces input-referred supply noise to a small fraction (13%) of one least significant bit (LSB) digital offset. In addition, the same analysis can be applied to analog offset compensation.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3dvbmcwNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKd29uZzA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCsJA8xw/9sAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxwj1sAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOndvbmcwNC5wZGYADgAWAAoAdwBvAG4AZwAwADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvd29uZzA0LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2004.826317}}

@article{cline96,
	Author = {Cline, D.W. and Gray, Paul R.},
	Date-Added = {2012-09-08 11:27:25 +0800},
	Date-Modified = {2012-12-18 13:31:12 +0800},
	Doi = {10.1109/4.494191},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {1.2 micron;13 bit;166 mW;5 MHz;5 V;CMOS;differential nonlinearity;dynamic range;high swing residue amplifier;integral nonlinearity;per stage resolution;pipelined analog-to-digital converter;power dissipation minimisation;signal-to-noise plus distortion ratio;CMOS integrated circuits;analogue-digital conversion;circuit optimisation;integrated circuit design;pipeline processing;},
	Month = {Mar},
	Number = {3},
	Pages = {294 -303},
	Title = {A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 µm CMOS},
	Volume = {31},
	Year = {1996},
	Abstract = {A 13-b 5-MHz pipelined analog-to-digital converter (ADC) was designed with the goal of minimizing power dissipation. Power was reduced by using a high swing residue amplifier and by optimizing the per stage resolution. The prototype device fabricated in a 1.2 mu;m CMOS process displayed 80.1 dB peak signal-to-noise plus distortion ratio (SNDR) and 82.9 dB dynamic range. Integral nonlinearity (INL) is 0.8 least significant bits (LSB), and differential nonlinearity (DNL) is 0.3 LSB for a 100 kHz input. The circuit dissipates 166 mW on a 5 V supply},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2NsaW5lOTYucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2NsaW5lOTYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQq78TMcNxYAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMcGvYAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpjbGluZTk2LnBkZgAADgAYAAsAYwBsAGkAbgBlADkANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jbGluZTk2LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.494191}}

@phdthesis{chiu04,
	Author = {Chiu, Yun},
	Date-Added = {2012-09-08 11:21:58 +0800},
	Date-Modified = {2012-12-09 11:17:46 +0800},
	School = {University of California, Berkeley},
	Title = {High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2NoaXUwNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKY2hpdTA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCrlQsxw2qAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxwaiAAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNoaXUwNC5wZGYADgAWAAoAYwBoAGkAdQAwADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hpdTA0LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@inproceedings{karanicolas93,
	Author = {Karanicolas, A.N. and Lee, H.S. and Bacrania, K.L.},
	Booktitle = {Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ISSCC., 1993 IEEE International},
	Date-Added = {2012-09-08 02:20:39 +0800},
	Date-Modified = {2012-12-04 19:45:43 +0800},
	Doi = {10.1109/ISSCC.1993.280084},
	Keywords = {11 V;15 bit type;2.4 micron;4 GHz;BiCMOS process;digital calibration technique;pipeline ADC;BiCMOS integrated circuits;analogue-digital conversion;calibration;pipeline processing;},
	Month = {Feb},
	Pages = {60-61, 263},
	Rating = {5},
	Read = {1},
	Title = {{A 15 b 1 Ms/s digitally self-calibrated pipeline ADC}},
	Year = {1993},
	Abstract = {A digital calibration technique based on radix 1.93 that can be applied to pipeline or cyclic ADC (analog-to-digital converter) architectures is presented. An important advantage of this design is that calibration is performed in the digital domain, so that no extra analog circuitry, such as weighted capacitor arrays, and no extra clock cycles are needed. This calibration automatically accounts for capacitor mismatch, capacitor nonlinearity, charge injection, finite op-amp gain, and comparator offset. The fully differential pipeline ADC is implemented in an 11-V, 4 GHz, 2.4- mu;m BiCMOS process},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL2thcmFuaWNvbGFzOTMucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EWthcmFuaWNvbGFzOTMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQqvJfMcFviAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMb+tiAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczprYXJhbmljb2xhczkzLnBkZgAADgAkABEAawBhAHIAYQBuAGkAYwBvAGwAYQBzADkAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rYXJhbmljb2xhczkzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.1993.280084}}

@inproceedings{boulemnakher08,
	Author = {Boulemnakher, M. and Andre, E. and Roux, J. and Paillardet, F.},
	Booktitle = {Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-09-06 17:21:51 +0800},
	Date-Modified = {2012-12-04 19:45:57 +0800},
	Doi = {10.1109/ISSCC.2008.4523151},
	Keywords = {CMOS process;flash converter;low-power pipelined ADC;power 4.5 mW;size 65 nm;thin-oxide high-performance analog MOS transistor;voltage 1.2 V;CMOS analogue integrated circuits;MOSFET;analogue-digital conversion;low-power electronics;pipeline processing;},
	Month = {Feb},
	Pages = {250-611},
	Title = {{A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS}},
	Year = {2008},
	Abstract = {A low-power 1.2 V pipelined ADC is implemented in a 65 nm CMOS process to achieve 10b resolution at 100 MS/s based on the use of a dedicated thin-oxide high-performance analog (HPA) MOS transistor. The pipeline ADC is composed of eight 1.5b pipelined stages followed by a 2b flash converter as the last stage. In order to optimize the power consumption, the capacitances and the bias current of each stage have been scaled down along the pipeline chain. Measurement results of this ADC revealed a SNDR of 59 dB with a power dissipation of 4.5 mW. The core occupies 0.07 mm2, and 0.1 mm2 with the reference.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2JvdWxlbW5ha2hlcjA4LnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJib3VsZW1uYWtoZXIwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEmQiVzG6M41BERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzG4cYwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Ym91bGVtbmFraGVyMDgucGRmAA4AJgASAGIAbwB1AGwAZQBtAG4AYQBrAGgAZQByADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ib3VsZW1uYWtoZXIwOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QI01TRUUvUGFwZXJzL2JvdWxlbW5ha2hlcjA4LXN1cHAucGRm0gkXGBlXTlMuZGF0YYAGTxEBtAAAAAABtAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1F2JvdWxlbW5ha2hlcjA4LXN1cHAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQpgXbMbo1OAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMbhzOAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgBDTWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpib3VsZW1uYWtoZXIwOC1zdXBwLnBkZgAADgAwABcAYgBvAHUAbABlAG0AbgBhAGsAaABlAHIAMAA4AC0AcwB1AHAAcAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIANlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ib3VsZW1uYWtoZXIwOC1zdXBwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgC0ALkAwQDDAnsCgAKLApQCogKmAq0CtgK7AsgCywLdAuAC5QAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALn},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2008.4523151}}

@inproceedings{vanelzakker08,
	Author = {van Elzakker, M. and van Tuijl, E. and Geraedts, P. and Schinkel, D. and Klumperink, E. and Nauta, B.},
	Booktitle = {Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-09-06 13:58:03 +0800},
	Date-Modified = {2012-12-04 19:46:26 +0800},
	Doi = {10.1109/ISSCC.2008.4523148},
	Keywords = {CMOS process;charge-redistribution ADC;charge-redistribution DAC;chip fabrication;delay-line-based controller;differential ADC;dynamic two-stage comparator;energy scavenging;power 1.9 muW;size 65 nm;CMOS integrated circuits;analogue-digital conversion;comparators (circuits);delay lines;digital-analogue conversion;},
	Month = {Feb},
	Pages = {244-610},
	Title = {A 1.9 µW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC},
	Year = {2008},
	Abstract = {An ADC for energy scavenging is proposed using a charge-redistribution DAC, a dynamic 2-stage comparator, and a delay-line-based controller realized in CMOS. The charge-redistribution DAC can be used in a simple way to make a SAR ADC. The 10b differential ADC uses bootstrapped NMOS devices to sample the differential input voltage onto two identical charge-redistribution DACs. The test chip is fabricated in a 65nm CMOS process. In this ADC, the MSB is set in between the sampling phase and the first comparison, saving energy and time.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL3ZhbmVsemFra2VyMDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EXZhbmVsemFra2VyMDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQp8uvMblzuUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMbexuAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp2YW5lbHpha2tlcjA4LnBkZgAADgAkABEAdgBhAG4AZQBsAHoAYQBrAGsAZQByADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy92YW5lbHpha2tlcjA4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIk1TRUUvUGFwZXJzL3ZhbmVsemFra2VyMDgtc3VwcC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGwAAAAAAGwAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUWdmFuZWx6YWtrZXIwOC1zdXBwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABClaT8xuXecAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxt7WcAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACAEJNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZhbmVsemFra2VyMDgtc3VwcC5wZGYADgAuABYAdgBhAG4AZQBsAHoAYQBrAGsAZQByADAAOAAtAHMAdQBwAHAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdmFuZWx6YWtrZXIwOC1zdXBwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AswC4AMAAwgJ2AnsChgKPAp0CoQKoArECtgLDAsYC2ALbAuAAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC4g==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2008.4523148}}

@inproceedings{schvan08,
	Author = {Schvan, P. and Bach, J. and Fait, C. and Flemke, P. and Gibbins, R. and Greshishchev, Y. and Ben-Hamida, N. and Pollex, D. and Sitch, J. and Wang, Shing-Chi and Wolczanski, J.},
	Booktitle = {Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-09-06 13:56:20 +0800},
	Date-Modified = {2012-12-04 19:46:35 +0800},
	Doi = {10.1109/ISSCC.2008.4523298},
	Keywords = {ADC;CMOS process;SAR architecture;analog-digital conversion;converters;frequency 12 GHz;power consumption;size 90 nm;CMOS integrated circuits;analogue-digital conversion;low-power electronics;},
	Month = {Feb},
	Pages = {544-634},
	Title = {{A 24GS/s 6b ADC in 90nm CMOS}},
	Year = {2008},
	Abstract = {This paper presents a 24 GS/s 6 b ADC in 90 nm CMOS with the highest ENOB up to 12 GHz input frequency and lowest power consumption of 1.2 W compared to ADCs with similar performance. It uses an interleaved architecture of SAR type self-calibrating converters operating from 1 V supply combined with an array of 2.5 V T/Hs with delay, gain and offset-calibration capability.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL3NjaHZhbjA4LXN1cHAucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EXNjaHZhbjA4LXN1cHAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQpV3fMblzIAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMbexIAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzY2h2YW4wOC1zdXBwLnBkZgAADgAkABEAcwBjAGgAdgBhAG4AMAA4AC0AcwB1AHAAcAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zY2h2YW4wOC1zdXBwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3NjaHZhbjA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzY2h2YW4wOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEKfKMzG5cNlBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzG3rtgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2NodmFuMDgucGRmAA4AGgAMAHMAYwBoAHYAYQBuADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zY2h2YW4wOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2008.4523298}}

@article{panigada06,
	Author = {Panigada, A. and Galton, I.},
	Date-Added = {2012-09-05 17:24:09 +0800},
	Date-Modified = {2012-09-15 00:42:20 +0800},
	Doi = {10.1109/TCSI.2006.880034},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {analog-to-digital conversion;background calibration;digital background correction;harmonic distortion;high-resolution pipelined ADC;mixed analog-digital integrated circuits;power consumption;residue amplifier distortion;amplifiers;analogue-digital conversion;harmonic distortion;low-power electronics;mixed analogue-digital integrated circuits;},
	Month = {Sep},
	Number = {9},
	Pages = {1885 -1895},
	Title = {Digital Background Correction of Harmonic Distortion in Pipelined ADCs},
	Volume = {53},
	Year = {2006},
	Abstract = {Pipelined analog-to-digital converters (ADCs) are sensitive to distortion introduced by the residue amplifiers in their first few stages. Unfortunately, residue amplifier distortion tends to be inversely related to power consumption in practice, so the residue amplifiers usually are the dominant consumers of power in high-resolution pipelined ADCs. This paper presents a background calibration technique that digitally measures and cancels ADC error arising from distortion introduced by the residue amplifiers. It allows the use of higher distortion and, therefore, lower power residue amplifiers in high-accuracy pipelined ADCs, thereby significantly reducing overall power consumption relative to conventional pipelined ADCs},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3BhbmlnYWRhMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnBhbmlnYWRhMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQovmzMbT7cAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMbM5cAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpwYW5pZ2FkYTA2LnBkZgAOAB4ADgBwAGEAbgBpAGcAYQBkAGEAMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3BhbmlnYWRhMDYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2006.880034}}

@article{grace05,
	Author = {Grace, C.R. and Hurst, Paul J. and Lewis, Stephen H.},
	Date-Added = {2012-09-05 17:23:00 +0800},
	Date-Modified = {2012-12-18 13:32:58 +0800},
	Doi = {10.1109/JSSC.2005.845972},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.28 micron; 12 bit; 2.5 V; 40 MHz; 755 mW; ADC calibration; CMOS analog integrated circuits; CMOS technology; DAC calibration; adaptive systems; analog-to-digital conversion; analog-to-digital converter; bootstrapped digital calibration; calibration queue; closed-loop gain variation; constant closed-loop gain errors; digital background calibration; digital-to-analog converter; embedded custom microprocessor; input sample-and-hold amplifier; peak differential nonlinearity; peak integral nonlinearity; pipelined ADC; slew-rate limiting; CMOS analogue integrated circuits; amplifiers; analogue-digital conversion; bootstrap circuits; calibration; digital-analogue conversion; microprocessor chips; sample and hold circuits;},
	Month = {May},
	Number = {5},
	Pages = {1038-1046},
	Title = {A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration},
	Volume = {40},
	Year = {2005},
	Abstract = {This paper presents a prototype analog-to-digital converter (ADC) that uses a calibration algorithm to adaptively overcome constant closed-loop gain errors, closed-loop gain variation, and slew-rate limiting. The prototype consists of an input sample-and-hold amplifier (SHA) that can serve as a calibration queue, a 12-bit 80-MSample/s pipelined ADC, a digital-to-analog converter (DAC) for calibration, and an embedded custom microprocessor, which carries out the calibration algorithm. The calibration is bootstrapped in the sense that the DAC is used to calibrate the ADC, and the ADC is used to calibrate the DAC. With foreground calibration, test results show that the peak differential nonlinearity (DNL) is -0.09 least significant bits (LSB), and the peak integral nonlinearity (INL) is -0.24LSB. Also, the maximum signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are 71.0 and 79.6dB with a 40-MHz sinusoidal input, respectively. The prototype occupies 22.6 mm2 in a 0.25- mu;m CMOS technology and dissipates 755 mW from a 2.5-V supply.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2dyYWNlMDUucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2dyYWNlMDUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQorqfMbTuJAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMbMsJAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpncmFjZTA1LnBkZgAADgAYAAsAZwByAGEAYwBlADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ncmFjZTA1LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2005.845972}}

@article{frey07,
	Author = {Frey, Matthias and Loeliger, Hans-Andrea},
	Date-Added = {2012-09-05 17:22:10 +0800},
	Date-Modified = {2012-09-15 00:38:08 +0800},
	Doi = {10.1109/TCSI.2006.887453},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {analog-to-digital converters;digital correction;digital-to-analog converters;low-precision components;static resolution;analogue-digital conversion;digital-analogue conversion;},
	Month = {Jan},
	Number = {1},
	Pages = {229 -237},
	Title = {On the Static Resolution of Digitally Corrected Analog-to-Digital and Digital-to-Analog Converters With Low-Precision Components},
	Volume = {54},
	Year = {2007},
	Abstract = {This semi-tutorial paper considers the effect of component mismatch on the static accuracy of analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) with digital correction. First, it is noted that the effective static resolution of flash ADCs is not much reduced by component mismatch: with proper digital correction, the loss due to mismatch is only about 1.3 bit, virtually independently of the mismatch level unless the mismatch is very small. Second, it is noted that current steering DACs may actually benefit from component mismatch. Moreover, with proper digital correction, current steering DACs can achieve an effective static resolution of m bits with as few as m+2 near-unit low-precision current sources},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2ZyZXkwNy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKZnJleTA3LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCipVcxtOrUAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxsyjUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmZyZXkwNy5wZGYADgAWAAoAZgByAGUAeQAwADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZnJleTA3LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2006.887453}}

@inproceedings{shimizu06,
	Author = {Shimizu, Y. and Murayama, S. and Kudoh, K. and Yatsuda, H. and Ogawa, A.},
	Booktitle = {Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-09-04 13:58:46 +0800},
	Date-Modified = {2012-12-04 19:46:46 +0800},
	Doi = {10.1109/ISSCC.2006.1696120},
	Issn = {0193-6530},
	Keywords = {0.7 V;1.0 V;12 bit;7 bit;90 nm;coarse quantizer;digital CMOS process;positive-feedback amplifier;subranging ADC;CMOS integrated circuits;analogue-digital conversion;feedback amplifiers;quantisation (signal);},
	Month = {Feb},
	Pages = {802-811},
	Title = {{A 30mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS}},
	Year = {2006},
	Abstract = {A 12b 40MS/s 2-step subranging ADC is realized in a 90nm digital CMOS process. It uses a 7b coarse quantizer with a high-gain offset-canceling positive-feedback amplifier. ENOB is 10.2b at a 0.7V supply and 11.0b at a 1.0V supply. The ADC consumes 30mW at 40MS/s},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3NoaW1penUwNi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNc2hpbWl6dTA2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCb68sxruskAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxrSkkAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnNoaW1penUwNi5wZGYAAA4AHAANAHMAaABpAG0AaQB6AHUAMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3NoaW1penUwNi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2006.1696120}}

@article{chen06,
	Author = {Chen, Shuo-Wei Michael and Brodersen, Robert W.},
	Date-Added = {2012-09-04 13:56:47 +0800},
	Date-Modified = {2012-12-04 19:47:48 +0800},
	Doi = {10.1109/JSSC.2006.884231},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.13 micron;5.3 mW;6 bit;RF subsampling;asynchronous ADC;asynchronous analog-to-digital converter;asynchronous logic circuits;asynchronous processing;digital CMOS process;digital radix calibration;high-speed conversion;high-speed integrated circuits;medium-resolution conversion;nonbinary successive approximation;series nonbinary capacitive ladder;time-interleaved ADC;CMOS digital integrated circuits;analogue-digital conversion;high-speed integrated circuits;signal sampling;},
	Month = {Dec},
	Number = {12},
	Pages = {2669-2680},
	Title = {{A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13µm CMOS}},
	Volume = {41},
	Year = {2006},
	Abstract = {An asynchronous analog-to-digital converter (ADC) based on successive approximation is used to provide a high-speed (600-MS/s) and medium-resolution (6-bit) conversion. A high input bandwidth ( gt;4 GHz) was achieved which allows its use in RF subsampling applications. By using asynchronous processing techniques, it avoids clocks at higher than the sample rate and speeds up a nonbinary successive approximation algorithm utilizing a series nonbinary capacitive ladder with digital radix calibration. The sample rate of 600 MS/s was achieved by time-interleaving two single ADCs, which were fabricated in a 0.13-mum standard digital CMOS process. The ADC achieves a peak SNDR of 34 dB, while only consuming an active area of 0.12mm2 and having power consumption of 5.3 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2NoZW4wNi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKY2hlbjA2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCbx3MxrugEAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxrSYEAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNoZW4wNi5wZGYADgAWAAoAYwBoAGUAbgAwADYALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hlbjA2LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2006.884231}}

@inproceedings{draxelmayr04,
	Author = {Draxelmayr, D.},
	Booktitle = {Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International},
	Date-Added = {2012-09-04 13:36:48 +0800},
	Date-Modified = {2012-09-09 18:36:37 +0800},
	Doi = {10.1109/ISSCC.2004.1332695},
	Issn = {0193-6530},
	Keywords = {10 mW; 600 MHz; 90 nm; ADC array; clock buffer; differential-to-single-ended conversion; digital CMOS; high speed ADC; high throughput; interleaved successive approximation converters; low jitter operation; low power consumption; parallel architecture; CMOS digital integrated circuits; analogue-digital conversion; high-speed integrated circuits; low-power electronics;},
	Month = {Feb},
	Pages = {264 - 527 Vol.1},
	Title = {A 6b 600MHz 10mW ADC array in digital 90nm CMOS},
	Year = {2004},
	Abstract = { A 6b converter array operates at a 600MHz clock frequency with input signals up to 600MHz and only 10mW power consumption. The array consists of 8 interleaved successive approximation converters implemented in a 90nm digital CMOS technology.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL2RyYXhlbG1heXIwNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQZHJheGVsbWF5cjA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCbTNMxrta8AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxrRS8AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmRyYXhlbG1heXIwNC5wZGYADgAiABAAZAByAGEAeABlAGwAbQBhAHkAcgAwADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZHJheGVsbWF5cjA0LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2004.1332695}}

@article{fiorenza06,
	Author = {Fiorenza, J.K. and Sepke, T. and Holloway, P. and Sodini, C.G. and Lee, Hae-Seung},
	Date-Added = {2012-09-04 13:33:13 +0800},
	Date-Modified = {2012-09-15 00:35:07 +0800},
	Doi = {10.1109/JSSC.2006.884330},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.18 micron;10 bit;2.5 mW;3.8 MHz;analog circuit;analog-to-digital conversion;charge transfer;comparator circuit;current source;mixed-signal circuits;pipeline ADC;scaled CMOS technologies;switched-capacitor circuits;virtual ground condition;CMOS integrated circuits;analogue-digital conversion;comparators (circuits);mixed analogue-digital integrated circuits;switched capacitor networks;},
	Month = {Dec},
	Number = {12},
	Pages = {2658-2668},
	Title = {Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies},
	Volume = {41},
	Year = {2006},
	Abstract = {A comparator-based switched-capacitor circuit (CBSC) technique is presented for the design of analog and mixed-signal circuits in scaled CMOS technologies. The technique involves replacing the operational amplifier in a standard switched-capacitor circuit with a comparator and a current source. During charge transfer, the comparator detects the virtual ground condition in place of the opamp which normally forces the virtual ground condition. A prototype 1.5-bit/stage 10-bit 7.9-MS/s pipeline ADC was designed using the comparator-based switched-capacitor technique. The prototype ADC was implemented in 0.18-mum CMOS. It achieves an ENOB of 8.6 bits for a 3.8-MHz input signal and dissipates 2.5 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2Zpb3JlbnphMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmZpb3JlbnphMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQ0k8vMa7flUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMa0dlAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpmaW9yZW56YTA2LnBkZgAOAB4ADgBmAGkAbwByAGUAbgB6AGEAMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2Zpb3JlbnphMDYucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2006.884330}}

@inproceedings{elbornsson00,
	Author = {Elbornsson, J.},
	Booktitle = {ASIC/SOC Conference, 2000. Proceedings. 13th Annual IEEE International},
	Date-Added = {2012-09-04 13:25:17 +0800},
	Date-Modified = {2012-09-15 00:37:23 +0800},
	Doi = {10.1109/ASIC.2000.880688},
	Keywords = {ADC;CMOS;blind estimation;distribution function;error correction;input signal;resistance accuracy;CMOS integrated circuits;analogue-digital conversion;error correction;parameter estimation;},
	Pages = {124-128},
	Title = {Blind estimation and error correction in a CMOS ADC},
	Year = {2000},
	Abstract = {For small integrated CMOS digital chips that communicate via analog signals the size and the cost of the AD-converters is a problem. An integrated CMOS AD-converter that could be built into the chip would solve this problem. In a CMOS process, the manufacturers only guarantee a very low accuracy of the resistances. The components of the ADC are therefore very inaccurate. The purpose here is to present a method for identification of the errors in the ADC. The algorithm works while the ADC is used and it does not assume any knowledge of the input signal except that the distribution function is smooth. The estimated values can then be used in the chip to compensate for the errors in the ADC. The algorithm is evaluated on simulated data},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL2VsYm9ybnNzb24wMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQZWxib3Juc3NvbjAwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCbJAMxrsdsAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxrQVsAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmVsYm9ybnNzb24wMC5wZGYADgAiABAAZQBsAGIAbwByAG4AcwBzAG8AbgAwADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZWxib3Juc3NvbjAwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ASIC.2000.880688}}

@article{iroaga07,
	Author = {Iroaga, E. and Murmann, Boris},
	Date-Added = {2012-09-04 13:22:41 +0800},
	Date-Modified = {2012-12-04 19:49:42 +0800},
	Doi = {10.1109/JSSC.2007.892154},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.35 micron;12 bit;2.9 mW;273 mW;3 V;SNDR;amplifier power reduction;analog-to-digital converters;differential nonlinearity;double-poly quadruple-metal CMOS process;incomplete settling;integral nonlinearity;low power residue amplification;mixed-signal technique;open-loop residue amplifier;pipelined ADC;signal-to-noise-and-distortion ratio;CMOS integrated circuits;amplifiers;analogue-digital conversion;low-power electronics;mixed analogue-digital integrated circuits;parallel architectures;},
	Month = {Apr},
	Number = {4},
	Pages = {748-756},
	Rating = {4},
	Read = {1},
	Title = {{A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling}},
	Url = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4140589},
	Volume = {42},
	Year = {2007},
	Abstract = {The residue amplifiers in high-speed pipelined analog-to-digital converters (ADCs) typically determine the converter's overall speed and power performance. We propose a mixed-signal technique that exploits incomplete settling to achieve low power residue amplification. In the first stage of a 12-bit, 75-MS/s proof-of-concept prototype, the employed open-loop residue amplifier dissipates only 2.9 mW from a 3-V supply, achieving gt;60% amplifier power reduction over a previously reported open-loop residue amplifier implementation and achieving gt;90% amplifier power reduction over a conventional opamp implementation. Test results show that the converter's maximum signal-to-noise-and-distortion ratio (SNDR) is 65.6 dB. The measured integral and differential nonlinearity are 0.95 LSB and 0.64 LSB, respectively. The experimental chip occupies 7.9 mm2 and consumes 273 mW in a 0.35-mum double-poly, quadruple-metal CMOS process},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2lyb2FnYTA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxpcm9hZ2EwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEMiTqzGuxnFBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzGtBHAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aXJvYWdhMDcucGRmAA4AGgAMAGkAcgBvAGEAZwBhADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9pcm9hZ2EwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4140589},
	Bdsk-Url-2 = {http://dx.doi.org/10.1109/JSSC.2007.892154}}

@article{murmann03,
	Author = {Murmann, Boris and Boser, B.E.},
	Date-Added = {2012-09-04 13:19:35 +0800},
	Date-Modified = {2012-12-04 19:49:41 +0800},
	Doi = {10.1109/JSSC.2003.819167},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {0.5 LSB; 0.9 LSB; 12 bit; 12-bit 75-MS/s pipelined ADC; 12-bit 75-MSamples/s proof-of-concept prototype; 3 V; 67 dB; 74 dB; CMOS analog integrated circuits; IC consumes 290 mW; Nyquist input frequencies; adaptive systems; analog-to-digital conversion; differential nonlinearity; digital background calibration technique; high-speed pipelined analog-to-digital converters; integral nonlinearity; linearization techniques; multibit first stage; open-loop residue amplification; parameter estimation; power dissipation; power-efficient open-loop stages; precision amplifiers; residue amplifier power savings; signal-to-noise ratio; total harmonic distortion;0.35- mu;m double-poly quadruple-metal CMOS technology; CMOS analogue integrated circuits; amplifiers; analogue-digital conversion; harmonic distortion; open loop systems; parameter estimation; pipeline processing;},
	Month = {Dec},
	Number = {12},
	Pages = {2040-2050},
	Rating = {3},
	Read = {1},
	Title = {{A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification}},
	Volume = {38},
	Year = {2003},
	Abstract = {Precision amplifiers dominate the power dissipation in most high-speed pipelined analog-to-digital converters (ADCs). We propose a digital background calibration technique as an enabling element to replace precision amplifiers by simple power-efficient open-loop stages. In the multibit first stage of a 12-bit 75-MSamples/s proof-of-concept prototype, we achieve more than 60% residue amplifier power savings over a conventional implementation. The ADC has been fabricated in a 0.35- mu;m double-poly quadruple-metal CMOS technology and achieves typical differential and integral nonlinearity within 0.5 LSB and 0.9 LSB, respectively. At Nyquist input frequencies, the measured signal-to-noise ratio is 67 dB and the total harmonic distortion is -74 dB. The IC consumes 290 mW at 3 V and occupies 7.9 mm2.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL211cm1hbm4wMy5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbXVybWFubjAzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDQFkcxrsPNQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxrQHMAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm11cm1hbm4wMy5wZGYAAA4AHAANAG0AdQByAG0AYQBuAG4AMAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4wMy5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2003.819167}}

@article{sundstrom09,
	Author = {Sundstrom, Timmy and Murmann, Boris and Svensson, Christer},
	Date-Added = {2012-08-29 18:06:47 +0800},
	Date-Modified = {2012-10-12 02:19:41 +0800},
	Doi = {10.1109/TCSI.2008.2002548},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {digital error correction;high-resolution ADC power dissipation;high-speed Nyquist analog-to-digital converter;lower bound estimation;analogue-digital conversion;low-power electronics;},
	Month = {Mar},
	Number = {3},
	Pages = {509-518},
	Rating = {4},
	Read = {1},
	Title = {{Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters}},
	Volume = {56},
	Year = {2009},
	Abstract = {A very important limitation of high-speed analog-to-digital converters (ADCs) is their power dissipation. ADC power dissipation has been examined several times, mostly empirically. In this paper, we present an attempt to estimate a lower bound for the power of ADCs, based on first principles and using pipeline and flash architectures as examples. We find that power dissipation of high-resolution ADCs is bound by noise, whereas technology is the limiting factor for low-resolution devices. Our model assumes the use of digital error correction, but we also study an example on the power penalty due to matching requirements. A comparison with published experimental data indicates that the best ADCs use about 50 times the estimated minimum power. Two published ADCs are used for a more detailed comparison between the minimum bound and today's designs.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL3N1bmRzdHJvbTA5LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9zdW5kc3Ryb20wOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEK+7nzGQK1lBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzGOaVgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c3VuZHN0cm9tMDkucGRmAAAOACAADwBzAHUAbgBkAHMAdAByAG8AbQAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc3VuZHN0cm9tMDkucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2008.2002548}}

@article{sinangil12,
	Author = {Sinangil, Mahmut Ersin and Yip, M. and Qazi, M. and Rithe, R. and Kwong, Joyce and Chandrakasan, Anantha P.},
	Date-Added = {2012-08-29 18:05:52 +0800},
	Date-Modified = {2012-09-15 00:34:14 +0800},
	Doi = {10.1109/TCSII.2012.2208675},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Number = {99},
	Pages = {1-5},
	Read = {1},
	Title = {Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems},
	Volume = {PP},
	Year = {2012},
	Abstract = {Increasing number of energy-limited applications continue to drive the demand for designing systems with high energy efficiency. This tutorial covers the main building blocks of a system implementation including digital logic, embedded memories, and analog-to-digital converters and describes the challenges and solutions to designing these blocks for low-voltage operation.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3NpbmFuZ2lsMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnNpbmFuZ2lsMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQeQqDMZApwAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMY5nwAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaW5hbmdpbDEyLnBkZgAOAB4ADgBzAGkAbgBhAG4AZwBpAGwAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3NpbmFuZ2lsMTIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2012.2208675}}

@inproceedings{murmann08b,
	Author = {Murmann, Boris and Vogel, Christian and Koeppl, Heinz},
	Booktitle = {Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on},
	Date-Added = {2012-08-29 18:04:14 +0800},
	Date-Modified = {2012-10-12 02:19:37 +0800},
	Doi = {10.1109/ISCAS.2008.4541479},
	Keywords = {ADC;digital circuits;digital enhancement techniques;digitally enhanced analog circuits;interface electronics;low complexity analog blocks;mismatch calibration;nonlinearity compensation;power amplifiers;radio receivers;analogue circuits;analogue-digital conversion;circuit complexity;digital circuits;power amplifiers;radio receivers;},
	Month = {May},
	Pages = {560-563},
	Rating = {2},
	Read = {1},
	Title = {{Digitally enhanced analog circuits: System aspects}},
	Year = {2008},
	Abstract = {An overview of digital enhancement techniques for analog circuits is presented. Recent research suggests that the high density and low energy of digital circuits can be leveraged to enable a new generation of interface electronics that is based on minimal precision, low complexity analog blocks. Today, examples of enhancement schemes can be found in diverse applications and include nonlinearity compensation of ADCs, predistortion of power amplifiers and mismatch calibration in radio receivers. Since it is often difficult to identify commonalities among these different, but conceptually related schemes, this tutorial paper aims to provide a unified and system-oriented perspective of the field.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL211cm1hbm4wOGIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1Dm11cm1hbm4wOGIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQeQZzMZApZAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMY5nZAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptdXJtYW5uMDhiLnBkZgAOAB4ADgBtAHUAcgBtAGEAbgBuADAAOABiAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4wOGIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2008.4541479}}

@inproceedings{matsuzawa07,
	Author = {Matsuzawa, Akira},
	Booktitle = {ASIC, 2007. ASICON '07. 7th International Conference on},
	Date-Added = {2012-08-29 18:03:07 +0800},
	Date-Modified = {2012-09-15 00:41:21 +0800},
	Doi = {10.1109/ICASIC.2007.4415613},
	Keywords = {comparator-based design;conversion rate;converter design;high speed ADC design;operational amplifiers;power consumption;technology scaling;analogue-digital conversion;comparators (circuits);operational amplifiers;},
	Month = {Oct},
	Pages = {245 -248},
	Rating = {2},
	Read = {1},
	Title = {Trends in high speed ADC design},
	Year = {2007},
	Abstract = {This paper discusses trends in the design of high speed ADCs. Technology scaling has enabled an increased conversion rate; however, it now also leads to difficulties with increased resolution, with the SNR, and with decreased power consumption, especially for higher resolutions. New converter design challenges are needed. One strong trend in the design of ADCs is to omit operational amplifiers (OpAmps), which used to form the basis of modern ADCs but are now no longer useful. Comparator based ADCs, such as successive approximation ADCs, sub-ranging ADCs, or pipelined ADCs which all are used comparator-based design instead of conventional OpAmp-based design, become attractive as future high speed ADC architectures.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL21hdHN1emF3YTA3LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9tYXRzdXphd2EwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENEDtzGQJ/FBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzGOZfAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWF0c3V6YXdhMDcucGRmAAAOACAADwBtAGEAdABzAHUAegBhAHcAYQAwADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbWF0c3V6YXdhMDcucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICASIC.2007.4415613}}

@book{lopez-murillo12,
	Author = {López-Morillo, E. and Márquez, F. and Sánchez-Rodríguez, T. and Luján-Martínez, C.I. and Munoz, F.},
	Date-Added = {2012-08-29 17:58:07 +0800},
	Date-Modified = {2012-08-29 18:01:57 +0800},
	Doi = {10.5772/38356},
	Editor = {Gobriel, Sameh},
	Publisher = {InTech},
	Title = {Achieving Energy Efficiency in Analogue and Mixed Signal Integrated Circuit Design},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QH01TRUUvUGFwZXJzL2xvcGV6LW11cmlsbG8xMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGkAAAAAAGkAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUTbG9wZXotbXVyaWxsbzEyLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABB49v8xkCUIAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxjmMIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACAD9NYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmxvcGV6LW11cmlsbG8xMi5wZGYAAA4AKAATAGwAbwBwAGUAegAtAG0AdQByAGkAbABsAG8AMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAyVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2xvcGV6LW11cmlsbG8xMi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AsAC1AL0AvwJnAmwCdwKAAo4CkgKZAqICpwK0ArcCyQLMAtEAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC0w==},
	Bdsk-Url-1 = {http://dx.doi.org/10.5772/38356}}

@inproceedings{jonsson10,
	Author = {Jonsson, Bengt E.},
	Booktitle = {NORCHIP, 2010},
	Date-Added = {2012-08-29 17:54:45 +0800},
	Date-Modified = {2012-09-15 00:41:08 +0800},
	Doi = {10.1109/NORCHIP.2010.5669483},
	Keywords = {A/D-converter performance;CMOS scaling;LTE;WCDMA infrastructure;figure-of-merit;nanometer CMOS technologies;power efficiency;scaling trends;scientific data;CMOS integrated circuits;Long Term Evolution;analogue-digital conversion;code division multiple access;},
	Month = {Nov},
	Pages = {1-4},
	Rating = {3},
	Read = {1},
	Title = {{On CMOS scaling and A/D-converter performance}},
	Year = {2010},
	Abstract = {The influence of CMOS scaling on A/D-converter performance is investigated by observing the entire body of experimental CMOS ADCs reported in IEEE journals and conferences central to the field from 1976 to 2010. Based on the near-exhaustive set of scientific data, empirically observed scaling trends are derived for performance in terms of noisefloor, speed and resolution, as well as for power efficiency expressed by two commonly used figures-of-merit. The trends are used to estimate limits on the achievable ADC performance in nanometer CMOS technologies, with implications for LTE and WCDMA infrastructure applications particularly highlighted.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2pvbnNzb24xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNam9uc3NvbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABB43r8xkCBAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxjl5AAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmpvbnNzb24xMC5wZGYAAA4AHAANAGoAbwBuAHMAcwBvAG4AMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2pvbnNzb24xMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/NORCHIP.2010.5669483}}

@inproceedings{murmann08,
	Author = {Murmann, Boris},
	Booktitle = {Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE},
	Date-Added = {2012-08-29 17:52:40 +0800},
	Date-Modified = {2012-10-12 02:19:30 +0800},
	Doi = {10.1109/CICC.2008.4672032},
	Keywords = {digitally assisted architectures;low-power A-D converter;power dissipation;technology scaling;analogue-digital conversion;scaling circuits;},
	Month = {Sep},
	Pages = {105-112},
	Rating = {3},
	Read = {1},
	Title = {{A/D converter trends: Power dissipation, scaling and digitally assisted architectures}},
	Year = {2008},
	Abstract = {This paper summarizes recent trends in the area of low-power A/D conversion. Survey data collected over the past eleven years indicates that the power efficiency of ADCs has improved on average by a factor of two every two years. A closer inspection on the impact of technology scaling is presented to explain the observed trend in the context of shrinking supply voltages and increasing device speed. Finally, a discussion on minimalistic and digitally assisted design approaches is used to sketch a route toward further improvements in ADC power efficiency and performance.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL211cm1hbm4wOC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbXVybWFubjA4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABB41J8xkB6MAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxjlyMAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm11cm1hbm4wOC5wZGYAAA4AHAANAG0AdQByAG0AYQBuAG4AMAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4wOC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2008.4672032}}

@article{murmann04,
	Acmid = {984494},
	Address = {New York, NY, USA},
	Author = {Murmann, Boris and Boser, Bernhard},
	Date-Added = {2012-08-29 17:49:44 +0800},
	Date-Modified = {2012-10-12 02:18:12 +0800},
	Doi = {10.1145/984458.984494},
	Issn = {1542-7730},
	Issue_Date = {March 2004},
	Journal = {Queue},
	Month = {Mar},
	Number = {1},
	Numpages = {8},
	Pages = {64--71},
	Publisher = {ACM},
	Rating = {4},
	Read = {1},
	Title = {{Digitally Assisted Analog Integrated Circuits}},
	Url = {http://doi.acm.org/10.1145/984458.984494},
	Volume = {2},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL211cm1hbm4wNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbXVybWFubjA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABDRAjMxkBupQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxjlmoAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm11cm1hbm4wNC5wZGYAAA4AHAANAG0AdQByAG0AYQBuAG4AMAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4wNC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL211cm1hbm4wNC1zdXBwLnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJtdXJtYW5uMDQtc3VwcC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEHi24zGQG9QAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzGOWdQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bXVybWFubjA0LXN1cHAucGRmAA4AJgASAG0AdQByAG0AYQBuAG4AMAA0AC0AcwB1AHAAcAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tdXJtYW5uMDQtc3VwcC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/984458.984494},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/984458.984494}}

@article{evans48,
	Author = {Evans, Walter R.},
	Date-Added = {2012-08-27 17:11:56 +0800},
	Date-Modified = {2012-09-09 18:36:19 +0800},
	Doi = {10.1109/T-AIEE.1948.5059708},
	Issn = {0096-3860},
	Journal = {American Institute of Electrical Engineers, Transactions of the},
	Month = {Jan},
	Number = {1},
	Pages = {547 -551},
	Title = {Graphical Analysis of Control Systems},
	Volume = {67},
	Year = {1948},
	Abstract = {The purpose of this paper is to demonstrate some graphical methods for finding the transient response of a control system. A simple position follow-up system is considered for convenience although the method is applicable in the same form for higher order systems or those in which only empirical frequency data is known. The basic procedure is to find the roots of the differential equation which correspond to the exponential transient terms which dominate the response. Doctor Profos1 of Switzerland points out that the plot of the function which describes the system from error to output is a function of a complex variable of which frequency is the imaginary part and damping is the real part. The Nyquist plot is thus one line of a conformal map with the root of the equation being the value of the variable which makes the function equal to -1. Any line of plot can be calculated for systems with known functions with essentially the same ease as the Nyquist plot by use of some graphical tricks. The amplitude of any transient term is determined from the plot once the root is known by use of a theorem of operational calculus. The development possibilities of the subject seem to be very great as suggested by several topics not yet investigated.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2V2YW5zNDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2V2YW5zNDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQangXMYVstAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMYOqtAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpldmFuczQ4LnBkZgAADgAYAAsAZQB2AGEAbgBzADQAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ldmFuczQ4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/T-AIEE.1948.5059708}}

@article{evans50,
	Author = {Evans, Walter R.},
	Date-Added = {2012-08-27 17:08:16 +0800},
	Date-Modified = {2012-09-09 18:36:16 +0800},
	Doi = {10.1109/T-AIEE.1950.5060121},
	Issn = {0096-3860},
	Journal = {American Institute of Electrical Engineers, Transactions of the},
	Month = {Jan},
	Number = {1},
	Pages = {66 -69},
	Title = {Control System Synthesis by Root Locus Method},
	Volume = {69},
	Year = {1950},
	Abstract = {The root locus method determines all of the roots of the differential equation of a control system by a graphical plot which readily permits synthesis for desired transient response or frequency response. The base points for this plot On the complex plane are the zeros and poles of the open loop transfer function, which are readily available. The locus of roots is a plot of the values of s which make this transfer function equal to - 1 as loop gain is increased from zero to infinity. The plot can be established in approximate form by inspection and the significant parts of the locus calculated accurately and quickly by use of a simple device. For multiple loop systems, one solves the innermost loop first, which then permits the next loop to be solved by another root locus plot. The resultant plot gives a complete picture of the system, which is particularly valuable for unusual systems or those which have wide variations in parameters.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2V2YW5zNTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2V2YW5zNTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQamO3MYVpoAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMYOnoAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpldmFuczUwLnBkZgAADgAYAAsAZQB2AGEAbgBzADUAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9ldmFuczUwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/T-AIEE.1950.5060121}}

@unpublished{ppt-sebastian12,
	Author = {Sebastian, S. A.},
	Date-Added = {2012-08-25 04:37:08 +0800},
	Date-Modified = {2012-08-25 04:46:03 +0800},
	Month = {Aug},
	Read = {0},
	Title = {{A Processing Unit for the Smart Wire Node Project with Power Management Unit}},
	Year = {2012}}

@article{kocer06,
	Author = {Kocer, F. and Flynn, M.P.},
	Date-Added = {2012-08-25 03:28:47 +0800},
	Date-Modified = {2012-09-09 18:36:11 +0800},
	Doi = {10.1109/JSEN.2006.874457},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {1.1 mA;2.3 GHz;450 MHz;CTAT voltage;RF-powered temperature sensor;complementary to absolute temperature;integrated LC oscillator;integrated power amplifier;mode selector circuit;radiofrequency signal;voltage rectifier-multiplier circuit;voltage-controlled oscillator;wireless CMOS temperature sensor;CMOS integrated circuits;multiplying circuits;rectifying circuits;temperature sensors;voltage-controlled oscillators;},
	Month = {Jun},
	Number = {3},
	Pages = {557 -564},
	Title = {An RF-powered, wireless CMOS temperature sensor},
	Volume = {6},
	Year = {2006},
	Abstract = {We present a wireless, fully integrated CMOS temperature sensor that recovers power from a radio frequency (RF) signal, and returns data as a frequency-modulated 2.3-GHz signal to a base station. Power is recovered from a 450-MHz incident signal with the help of a low-threshold, high-efficiency, voltage rectifier-multiplier circuit. This technique decreases the minimum incident RF power required, compared to state-of-the-art wirelessly powered telemetry systems. The rectifier-multiplier can collect energy from a base station placed up to 18 m away. To further increase the range from the base, the device collects energy in a low power standby/charging mode. A mode selector circuit monitors the amount stored energy and decides if the system is transmitting data or is in the standby/charging mode. A bootstrapped reference generates a complementary to absolute temperature (CTAT) voltage with an R-squared regression of 0.9995 to a linear fit. This reference is used as the temperature sensor of the system, controlling a low-power, integrated, voltage-controlled LC oscillator (VCO). The oscillation frequency of the VCO is modulated by ambient temperature changes. The modulated carrier is transmitted by a fully integrated power amplifier. A temperature sensitivity of 126 ppm/degC is achieved and the entire sensor consumes 1.1 mA while transmitting data},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2tvY2VyMDYucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2tvY2VyMDYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQYB3zMXfgHAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMXYeHAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczprb2NlcjA2LnBkZgAADgAYAAsAawBvAGMAZQByADAANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rb2NlcjA2LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2006.874457}}

@article{price83,
	Author = {Price, C.F. and Gibbon, R.R.},
	Date-Added = {2012-08-25 03:21:59 +0800},
	Date-Modified = {2012-09-09 18:36:07 +0800},
	Doi = {10.1049/ip-c:19830047},
	Issn = {0143-7046},
	Journal = {Generation, Transmission and Distribution, IEE Proceedings C},
	Keywords = {air temperature;cooling;heat losses;optimisation;overhead lines;power transmission and distribution;statistical analysis;sun;thermal rating;wind;cooling;heat losses;power overhead lines;power transmission;statistical analysis;sunlight;wind;},
	Month = {Sep},
	Number = {5},
	Pages = {245 -256},
	Title = {Statistical approach to thermal rating of overhead lines for power transmission and distribution},
	Volume = {130},
	Year = {1983},
	Abstract = {The rating of an overhead line is limited by the maximum temperature it is permitted to reach. This temperature is chosen at the design stage along with the size of conductor, the height and spacing of the towers and overall optimisation of the design to meet the required balance between capital and revenue costs. Outside the control of the designer is the complex and variable cooling effect of the weather on the conductor. Fortunately the three basic parameters of wind, sun and air temperature do not each reach their extreme values for minimum cooling simultaneously. Hitherto, the degree of noncoincidence of these extreme values has been difficult to quantify owing to a lack of data on wind speeds below 1 m/s. Research work at CERL has provided comprehensive data on the incidence of low wind speeds, together with simultaneous values of wind direction, insolation and ambient air temperature. The temperature of a typical transmission conductor (400 mm2 ACSR, Zebra) carrying full-load current was also recorded. The variations in this conductor temperature reflected the varying cooling effect of the weather parameters. The range over which the conductor temperature varied was divided into 5 deg C intervals, and the percentage of time that the conductor temperature was in each interval was calculated. The data was divided into three seasons for the purpose of the analysis. A relationship was then established between the time that the conductor exceeded any given design temperature and the ratio of the heat input under test to the heat loss that would occur under design conditions. This relationship was found to provide a correlation of the data for the three seasons, which was then used with existing heat transfer data to predict the rating of any conductor for any chosen design temperature and selected percentage of total time that the conductor may exceed that temperature. In practice, system design and security standards restrict actual continuous loadings, and lines- are generally operated at a fraction of their full thermal rating. This permits the selection of higher continuous ratings on a statistical basis. Applying the same statistical basis to the conditions prior to and during a fault condition permits an improvement in the overload rating. The overload approach permits the selection of continuous and overload ratings for overhead lines on a statistical basis, which is determined by the various system design and security standards and the cooling effect of the weather.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3ByaWNlODMucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3ByaWNlODMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQYAQXMXfXGAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMXYVGAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpwcmljZTgzLnBkZgAADgAYAAsAcAByAGkAYwBlADgAMwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9wcmljZTgzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/ip-c:19830047}}

@unpublished{ppt-constantino12,
	Author = {Constantino, J.},
	Date-Added = {2012-08-25 01:12:02 +0800},
	Date-Modified = {2012-08-25 01:12:51 +0800},
	Month = {Aug},
	Title = {{Study for a 0.5 V SoC Narrowband PLC Transceiver for Current Sensing of HV Lines}},
	Year = {2012}}

@unpublished{ppt-arandilla12,
	Author = {Arandilla, Christiensen},
	Date-Added = {2012-08-24 22:28:34 +0800},
	Date-Modified = {2013-03-28 23:33:26 +0800},
	Month = {Aug},
	Title = {{Energy Harvesting Circuit for a Power Line Sensor Node SoC}},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QRi4uL0Ryb3Bib3gvTVMgTWF0ZXJpYWxzL0VFMjk4IDFzdCBTZW0vU21hcnRXaXJlLzRTbWFydHdpcmVfS3V5YVNlbi5wZGbSCRcYGVdOUy5kYXRhgAZPEQHoAAAAAAHoAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAASVFR0WNFNtYXJ0d2lyZV9LdXlhU2VuLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABJUVAMxRLk8AAAAAAAAAAAABAAUAAAkgAAAAAAAAAAAAAAAAAAAACVNtYXJ0V2lyZQAAEAAIAADH1JfRAAAAEQAIAADMUL3PAAAAAQAYBJUVHQSVFL0Dsx0qAHykSgAIS1cAAJLzAAIAWk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6RHJvcGJveDpNUyBNYXRlcmlhbHM6RUUyOTggMXN0IFNlbTpTbWFydFdpcmU6NFNtYXJ0d2lyZV9LdXlhU2VuLnBkZgAOAC4AFgA0AFMAbQBhAHIAdAB3AGkAcgBlAF8ASwB1AHkAYQBTAGUAbgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIATVVzZXJzL0tpdC9Ecm9wYm94L01TIE1hdGVyaWFscy9FRTI5OCAxc3QgU2VtL1NtYXJ0V2lyZS80U21hcnR3aXJlX0t1eWFTZW4ucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgDXANwA5ADmAtIC1wLiAusC+QL9AwQDDQMSAx8DIgM0AzcDPAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAM+},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QQy4uL0Ryb3Bib3gvTVMgTWF0ZXJpYWxzL0VFMjk4IDFzdCBTZW0vU21hcnRXaXJlL3BwdC1hcmFuZGlsbGExMy5wZGbSCRcYGVdOUy5kYXRhgAZPEQHcAAAAAAHcAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAASVFR0TcHB0LWFyYW5kaWxsYTEzLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABL83m81WTs0AAAAAAAAAAAABAAUAAAkgAAAAAAAAAAAAAAAAAAAACVNtYXJ0V2lyZQAAEAAIAADH1JfRAAAAEQAIAADNVd5NAAAAAQAYBJUVHQSVFL0Dsx0qAHykSgAIS1cAAJLzAAIAV01hY2ludG9zaCBIRDpVc2VyczpLaXQ6RHJvcGJveDpNUyBNYXRlcmlhbHM6RUUyOTggMXN0IFNlbTpTbWFydFdpcmU6cHB0LWFyYW5kaWxsYTEzLnBkZgAADgAoABMAcABwAHQALQBhAHIAYQBuAGQAaQBsAGwAYQAxADMALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAEpVc2Vycy9LaXQvRHJvcGJveC9NUyBNYXRlcmlhbHMvRUUyOTggMXN0IFNlbS9TbWFydFdpcmUvcHB0LWFyYW5kaWxsYTEzLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgDUANkA4QDjAsMCyALTAtwC6gLuAvUC/gMDAxADEwMlAygDLQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAMv}}

@unpublished{ppt-tang12,
	Author = {Tang, A. J.},
	Date-Added = {2012-08-24 22:02:48 +0800},
	Date-Modified = {2012-08-24 22:06:38 +0800},
	Month = {Aug},
	Title = {{The Smart Wire Project}},
	Year = {2012}}

@url{web-ieee2030-2011,
	Date-Added = {2012-08-24 21:33:29 +0800},
	Date-Modified = {2012-08-24 21:42:05 +0800},
	Lastchecked = {August 23, 2012},
	Title = {{IEEE 2030-2011 IEEE Guide for Smart Grid Interoperability of Energy Technology and Information Technology Operation with the Electric Power System (EPS), End-Use Applications, and Loads}},
	Url = {http://www.techstreet.com/cgi-bin/detail?doc_no=ieee%7C2030_2011;product_id=1781311},
	Urldate = {September 10, 2011},
	Bdsk-Url-1 = {http://www.techstreet.com/cgi-bin/detail?doc_no=ieee%7C2030_2011;product_id=1781311}}

@url{web-alarcon11,
	Author = {Alarcón, Louis P.},
	Date-Added = {2012-08-24 21:27:57 +0800},
	Date-Modified = {2012-12-18 13:25:52 +0800},
	Lastchecked = {August 23, 2012},
	Title = {{The SmartWire Project}},
	Url = {https://10.158.6.101/microlabwiki/LabResearch/SmartWireProject},
	Urldate = {June 10, 2011},
	Bdsk-Url-1 = {https://10.158.6.101/microlabwiki/LabResearch/SmartWireProject}}

@phdthesis{seeman09,
	Author = {Seeman, Michael Douglas},
	Date-Added = {2012-08-24 13:42:40 +0800},
	Date-Modified = {2012-08-24 13:42:50 +0800},
	Month = {May},
	Number = {UCB/EECS-2009-78},
	School = {EECS Department, University of California, Berkeley},
	Title = {A Design Methodology for Switched-Capacitor DC-DC Converters},
	Url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html},
	Year = {2009},
	Abstract = {Switched-capacitor (SC) DC-DC power converters are a subset of DC-DC power converters that use a network of switches and capacitors to efficiently convert one voltage to another.  Unlike traditional inductor-based DC-DC converters, SC converters do not rely on magnetic energy storage.  This fact makes SC converters ideal for integrated implementations, as common integrated inductors are not yet suitable for power electronic applications.  While they are only capable of a finite number of conversion ratios, SC converters can support a higher power density compared with traditional converters for a given conversion ratio.  Finally, through simple control methods, regulation over many magnitudes of output power is possible while maintaining high efficiency.

A complete, detailed methodology for SC converter analysis, optimization and implementation is derived.  These methods specify device choices and sizing for each capacitor and switch in the circuit, along with the relative sizing between switches and capacitors.  This method is advantageous over previously-developed analysis methods because of its simplicity and the intuition it lends towards the design of SC converters.  The strengths and weaknesses of numerous topologies are compared amongst themselves and with magnetics-based converters.  These methods are incorporated into a MATLAB tool for converter design.

This design methodology is applied to three varied applications for SC converters.  First, a high-voltage hybrid converter for an autonomous micro air vehicle is described.  This converter, weighing less than 150mg, creates a supply of 200V from a single lithium-ion cell (3.7V) to supply the aircraft's actuators.  Second, a power-management integrated circuit (IC) is presented for a wireless sensor node.  This IC, with a target quiescent current of 1 uA, supplies the system voltages of the PicoCube wireless sensor node.  Finally, the initial design of a high-current-density SC voltage regulator is presented for low-footprint microprocessor applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3NlZW1hbjA5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzZWVtYW4wOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEFdUKzF044QAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzFzIYQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2VlbWFuMDkucGRmAA4AGgAMAHMAZQBlAG0AYQBuADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zZWVtYW4wOS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html}}

@article{paradiso05,
	Author = {Paradiso, J.A. and Starner, T.},
	Date-Added = {2012-08-24 13:09:31 +0800},
	Date-Modified = {2012-09-15 00:38:17 +0800},
	Doi = {10.1109/MPRV.2005.9},
	Issn = {1536-1268},
	Journal = {Pervasive Computing, IEEE},
	Keywords = {battery-powered electronics; energy harvesting; low-power electronics; mobile electronics; power management; renewable energy resources; sensor networks; water wheel; windmill; electric power generation; energy management systems; low-power electronics; mobile computing; renewable energy sources; thermoelectric conversion; wireless sensor networks;},
	Month = {Jan--Mar},
	Number = {1},
	Pages = {18 - 27},
	Rating = {0},
	Title = {Energy scavenging for mobile and wireless electronics},
	Volume = {4},
	Year = {2005},
	Abstract = { Energy harvesting has grown from long-established concepts into devices for powering ubiquitously deployed sensor networks and mobile electronics. Systems can scavenge power from human activity or derive limited energy from ambient heat, light, radio, or vibrations. Ongoing power management developments enable battery-powered electronics to live longer. Such advances include dynamic optimization of voltage and clock rate, hybrid analog-digital designs, and clever wake-up procedures that keep the electronics mostly inactive. Exploiting renewable energy resources in the device's environment, however, offers a power source limited by the device's physical survival rather than an adjunct energy store. Energy harvesting's true legacy dates to the water wheel and windmill, and credible approaches that scavenge energy from waste heat or vibration have been around for many decades. Nonetheless, the field has encountered renewed interest as low-power electronics, wireless standards, and miniaturization conspire to populate the world with sensor networks and mobile devices. This article presents a whirlwind survey through energy harvesting, spanning historic and current developments.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3BhcmFkaXNvMDUucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnBhcmFkaXNvMDUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQVvG3MXS7mAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMXL5mAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpwYXJhZGlzbzA1LnBkZgAOAB4ADgBwAGEAcgBhAGQAaQBzAG8AMAA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3BhcmFkaXNvMDUucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MPRV.2005.9}}

@inproceedings{haidine11,
	Author = {Haidine, Abdelfatteh and Adebisi, Bamidele and Treytl, Albert and Pille, Hans and Honary, Bahram and Portnoy, Alexander},
	Booktitle = {Power Line Communications and Its Applications (ISPLC), 2011 IEEE International Symposium on},
	Date-Added = {2012-08-24 03:45:40 +0800},
	Date-Modified = {2012-12-04 19:50:20 +0800},
	Doi = {10.1109/ISPLC.2011.5764443},
	Keywords = {7th framework programme;FP7;IPv6 protocol;SG architecture;automatic measurement;demand side management;distributed generation;high-speed narrowband PLC;power utility;smart grid landscape;smart metering;state-of-the-art;IP networks;carrier transmission on power lines;power engineering computing;power meters;protocols;smart power grids;},
	Month = {Apr},
	Pages = {468-473},
	Title = {{High-speed narrowband PLC in Smart Grid landscape --- State-of-the-art}},
	Year = {2011},
	Abstract = {The prospect of Smart Grid (SG) is becoming a reality in the recent years, covering different areas like smart metering, demand side management, or distributed generation. Communications play a central role in the SG architecture, because the power utilities need to collect important information to make optimal decisions for efficient power generation, transmission and distribution. This paper discusses the state-of-the-art of narrow-band high-speed power line communications (PLC) - a promising communication platform for SG which offers advantages in coverage, costs and availability. Further, the paper presents an overview of DLC+VIT4IP (Distribution Line Carrier: Verification, Integration and Test of PLC Technologies and IP Communication for Utilities) a EU funded project under the 7th Framework Programme (FP7) that aims to extend the existing PLC technologies by developing efficient transport of IPv6 protocol, automatic measurement, configuration and management, and security. In addition, the project is exploiting frequency ranges up to 500 kHz, to support systems serving larger smart grid applications.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2hhaWRpbmUxMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNaGFpZGluZTExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBTJU8xcrToAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMxcPLoAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmhhaWRpbmUxMS5wZGYAAA4AHAANAGgAYQBpAGQAaQBuAGUAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2hhaWRpbmUxMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISPLC.2011.5764443}}

@article{moghe12,
	Author = {Moghe, Rohit and Lambert, Frank C. and Divan, Deepak},
	Date-Added = {2012-08-24 01:43:49 +0800},
	Date-Modified = {2012-09-15 00:41:28 +0800},
	Doi = {10.1109/TSG.2011.2166280},
	Issn = {1949-3053},
	Journal = {Smart Grid, IEEE Transactions on},
	Keywords = {AC-DC boost converter;RPS;electric power demand;electrification;energy harvesting techniques;flexible monitoring solution;high system reliability;power system disturbances;power system stresses;smart grid;smart stick-on sensors;transportation sector;AC-DC power convertors;energy harvesting;power system faults;power system reliability;sensors;smart power grids;transportation;},
	Month = {Mar},
	Number = {1},
	Pages = {241 -252},
	Title = {Smart ``Stick-on" Sensors for the Smart Grid},
	Volume = {3},
	Year = {2012},
	Abstract = {Rapid increase in electric power demand, introduction of RPS mandates, and a push towards electrification in the transportation sector is expected to increase power system stresses and disturbances. To tackle these power system issues and maintain high system reliability, it is essential to have information about the condition of assets present on the grid. Presently, due to the absence of low cost flexible grid wide monitoring solutions, complete information of the system is not achievable. This paper deals with the development of a new class of sensors called the smart ``stick-on" sensors. These are low cost, self-powered, universal sensors that provide a flexible monitoring solution for grid assets. These sensors can be mass deployed due to low cost, need low maintenance as they are self-powered, and can be used for monitoring a variety of grid assets. This paper also presents the details on the network architecture, interoperability and integration, and different design aspects of the stick-on sensor, such as novel energy harvesting techniques, power management, wide operating range, and reliability. It is envisioned that the smart stick-on sensors shall be an enabling technology for monitoring a variety of grid assets and prove to be an essential element of the Smart Grid.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL21vZ2hlMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C21vZ2hlMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQUkJ7MXIzjAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMXBxjAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptb2doZTEyLnBkZgAADgAYAAsAbQBvAGcAaABlADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tb2doZTEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TSG.2011.2166280}}

@inproceedings{seeman07,
	Author = {Seeman, Michael D. and Sanders, Seth R. and Rabaey, Jan M.},
	Booktitle = {Custom Integrated Circuits Conference, 2007. CICC '07. IEEE},
	Date-Added = {2012-08-24 01:34:44 +0800},
	Date-Modified = {2012-09-09 18:35:50 +0800},
	Doi = {10.1109/CICC.2007.4405795},
	Keywords = {electromagnetic shaker;level-shifting gate drivers;on-chip switched-capacitor converters;power consumption;power conversion;power interface IC;size-optimized devices;synchronous rectifier;ultralow-power power management IC;wireless sensor nodes;wireless tire pressure sensor node;driver circuits;power integrated circuits;pressure sensors;rectifying circuits;switched capacitor networks;wireless sensor networks;},
	Month = {Sep},
	Pages = {567 -570},
	Rating = {0},
	Title = {An Ultra-Low-Power Power Management IC for Wireless Sensor Nodes},
	Year = {2007},
	Abstract = {A power interface IC is designed and demonstrated to convert and manage power for a wireless tire pressure sensor node. Power conversion is performed using on-chip switched-capacitor converters with size-optimized devices and level-shifting gate drivers. A synchronous rectifier efficiently harvests energy from an electromagnetic shaker and control circuitry regulates the output voltage while minimizing power consumption. The converters achieve efficiencies approaching 80%.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3NlZW1hbjA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzZWVtYW4wNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEFI79zFyMRQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzFwbxQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2VlbWFuMDcucGRmAA4AGgAMAHMAZQBlAG0AYQBuADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zZWVtYW4wNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2007.4405795}}

@article{peters11,
	Author = {Peters, Christian and Handwerker, Jonas and Maurath, Dominic and Manoli, Yiannos},
	Date-Added = {2012-08-24 01:30:23 +0800},
	Date-Modified = {2013-04-01 21:58:23 +0800},
	Doi = {10.1109/TCSI.2011.2157739},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {AC-DC power conversion;CMOS technology;active diode;energy harvesting;highly efficient active rectifier;power 266 nW;power consumption;size 0.35 mum;ultralow-voltage active full wave rectifier;voltage 380 mV;voltage 500 mV;voltage drop;AC-DC power convertors;CMOS integrated circuits;active networks;comparators (circuits);energy harvesting;rectifying circuits;},
	Month = {Jul},
	Number = {7},
	Pages = {1542 -1550},
	Rating = {5},
	Title = {{A Sub-500 mV Highly Efficient Active Rectifier for Energy Harvesting Applications}},
	Volume = {58},
	Year = {2011},
	Abstract = {This paper presents a highly efficient, ultra-low-voltage active full wave rectifier. A two-stage concept is used including a first passive stage and only one active diode as second stage. A bulk-input comparator working in the subthreshold region is used to drive the switch of the active diode. The voltage drop over the rectifier is some tens of millivolt, which results in voltage and power efficiencies of over 90\%. The design was successfully implemented in an 0.35 µm CMOS technology. The measured power consumption of the comparator is 266 nW\@500 mV and the minimum operating voltage is 380 mV. Input voltages with frequencies up to 10 kHz can be rectified.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3BldGVyczExLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxwZXRlcnMxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEzP4HzFyKIFBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzFwZoAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cGV0ZXJzMTEucGRmAA4AGgAMAHAAZQB0AGUAcgBzADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9wZXRlcnMxMS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2011.2157739}}

@inproceedings{peters10,
	Author = {Peters, Christian and Handwerker, Jonas and Maurath, Dominic and Manoli, Yiannos},
	Booktitle = {Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on},
	Date-Added = {2012-08-24 01:21:37 +0800},
	Date-Modified = {2013-04-01 21:58:43 +0800},
	Doi = {10.1109/ISCAS.2010.5537413},
	Keywords = {active diode;bulk input comparator;micro energy harvesting;power 200 nW;ultra-low-voltage active rectifier;voltage 350 mV;comparators (circuits);diodes;energy harvesting;rectifiers;},
	Month = {Jun},
	Pages = {889 -892},
	Rating = {2},
	Title = {An ultra-low-voltage active rectifier for energy harvesting applications},
	Year = {2010},
	Abstract = {This paper presents an ultra-low-voltage active rectifier for micro energy harvesting. A two stage concept is used including a first passive stage and an active diode as second stage. A bulk-input comparator design is used which is well suited for low voltage applications. The power consumption is 200 nW and the minimum operation voltage is 350 mV using a 0.35 µm low VTh CMOS technology. The voltage drop over the rectifier is some tens of millivolt which results in voltage and power efficiencies of over 90 %. Input voltages with frequencies in the range of mHz to low kHz can be rectified.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3BldGVyczEwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxwZXRlcnMxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEv0DQzFyHH1BERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzFwWnwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cGV0ZXJzMTAucGRmAA4AGgAMAHAAZQB0AGUAcgBzADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9wZXRlcnMxMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2010.5537413}}

@book{gray93,
	Author = {Gray, Paul R. and Meyer, Robert G.},
	Date-Added = {2012-08-17 00:16:15 +0800},
	Date-Modified = {2012-12-04 19:50:34 +0800},
	Edition = {3rd ed},
	Publisher = {{John Wiley \& Sons, Inc.}},
	Rating = {5},
	Title = {{Analysis and Design of Analog Integrated Circuits}},
	Year = {1993}}

@inproceedings{lewyn09b,
	Author = {Lewyn, Lanny L. and Loose, M.},
	Booktitle = {Custom Integrated Circuits Conference, 2009. CICC '09. IEEE},
	Date-Added = {2012-07-23 16:59:59 +0800},
	Date-Modified = {2012-12-09 11:28:49 +0800},
	Doi = {10.1109/CICC.2009.5280870},
	Keywords = {CMOS ASIC;centroiding algorithm;cryogenically-cooled ADC;litho-friendly physical design;power 1.5 mW;segmentation algorithm;space telescope imaging;CMOS digital integrated circuits;analogue-digital conversion;application specific integrated circuits;astronomical telescopes;cryogenic electronics;image segmentation;},
	Month = {Sep},
	Pages = {169 -170},
	Title = {{A 1.5mW 16b ADC with improved segmentation and centroiding algorithms and litho-friendly physical design (LFD) used in space telescope imaging applications}},
	Year = {2009},
	Abstract = {This paper describes a 1.5 mW cryogenically-cooled 16 b ADC x36-array in a 250 nM CMOS ASIC. The ADC uses a combination of improved MSB-LSB segmentation, 3 centroiding algorithms and litho-friendly physical design (LFD) to achieve lt; 0.4 b DNL and lt; 2.3 b INL at 100 KSPS without requiring initial or background calibration.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2xld3luMDliLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxsZXd5bjA5Yi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD5GlBzDNCzAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzDLSTAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bGV3eW4wOWIucGRmAA4AGgAMAGwAZQB3AHkAbgAwADkAYgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXd5bjA5Yi5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.2009.5280870}}

@article{saxena08,
	Author = {Saxena, S. and Hess, C. and Karbasi, H. and Rossoni, A. and Tonello, S. and McNamara, P. and Lucherini, S. and Minehane, S. and Dolainsky, C. and Quarantelli, M.},
	Date-Added = {2012-07-23 13:18:09 +0800},
	Date-Modified = {2012-07-23 13:18:39 +0800},
	Doi = {10.1109/TED.2007.911351},
	Issn = {0018-9383},
	Journal = {Electron Devices, IEEE Transactions on},
	Keywords = {CMOS transistors;nanometer-scale technologies;semiconductor device variation;size 45 nm;size 65 nm;size 90 nm;system-on-chip designs;tolerance analysis;transistor variability;CMOS digital integrated circuits;nanoelectronics;power MOSFET;system-on-chip;},
	Month = {Jan},
	Number = {1},
	Pages = {131 -144},
	Title = {Variation in Transistor Performance and Leakage in Nanometer-Scale Technologies},
	Volume = {55},
	Year = {2008},
	Abstract = {Variation in transistor characteristics is increasing as CMOS transistors are scaled to nanometer feature sizes. This increase in transistor variability poses a serious challenge to the cost-effective utilization of scaled technologies. Meeting this challenge requires comprehensive and efficient approaches for variability characterization, minimization, and mitigation. This paper describes an efficient infrastructure for characterizing the various types of variation in transistor characteristics. A sample of results obtained from applying this infrastructure to a number of technologies at the 90-, 65-, and 45-nm nodes is presented. This paper then illustrates the impact of the observed variability on SRAM, analog and digital circuit blocks used in system-on-chip designs. Different approaches for minimizing transistor variation and mitigating its impact on product performance and yield are also described.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3NheGVuYTA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxzYXhlbmEwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD5CjjzDL/swAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzDKPMwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2F4ZW5hMDgucGRmAA4AGgAMAHMAYQB4AGUAbgBhADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9zYXhlbmEwOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TED.2007.911351}}

@inproceedings{ramadass07,
	Author = {Ramadass, Yogesh Kumar and Chandrakasan, Anantha P.},
	Booktitle = {Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-07-17 02:01:01 +0800},
	Date-Modified = {2012-12-18 13:18:47 +0800},
	Doi = {10.1109/ISSCC.2007.373589},
	Issn = {0193-6530},
	Keywords = {1 pW;1.2 V;250 mV;65 nm;DC-DC converter;digital circuit;energy minimization loop;energy tracking loop;CMOS digital integrated circuits;DC-DC power convertors;embedded systems;},
	Month = {Feb},
	Pages = {64 -587},
	Title = {Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages down to 250mV in 65nm CMOS},
	Year = {2007},
	Abstract = {An energy minimization loop, with on-chip energy sensor circuitry, that can dynamically track the minimum energy operating voltage of a digital circuit with changing workload and operating conditions occupies 0.05mm2 in 65nm CMOS. The DC-DC converter that enables this minimum energy operation can deliver load voltages as low as 250mV and achieved an efficiency gt;80% while delivering load powers of the order of 1 pW and higher from a 1.2V supply},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3JhbWFkYXNzMDcucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnJhbWFkYXNzMDcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPfAKLMKni+AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMKgg+AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyYW1hZGFzczA3LnBkZgAOAB4ADgByAGEAbQBhAGQAYQBzAHMAMAA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3JhbWFkYXNzMDcucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2007.373589}}

@article{enz95,
	Author = {Enz, Christian C. and Krummenacher, François and Vittoz, Eric A.},
	Date-Added = {2012-07-17 00:09:32 +0800},
	Date-Modified = {2012-12-18 13:41:25 +0800},
	Journal = {Analog integrated circuits and signal processing},
	Number = {1},
	Pages = {83--114},
	Publisher = {Springer},
	Title = {An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications},
	Volume = {8},
	Year = {1995},
	Annote = {EKV models},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2Vuejk1LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQllbno5NS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENYjbzHlpqAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzHj5KAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZW56OTUucGRmAAAOABQACQBlAG4AegA5ADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZW56OTUucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=}}

@inproceedings{vittoz90,
	Author = {Vittoz, Eric A.},
	Booktitle = {Circuits and Systems, 1990., IEEE International Symposium on},
	Date-Added = {2012-07-16 22:42:53 +0800},
	Date-Modified = {2012-12-18 13:41:25 +0800},
	Doi = {10.1109/ISCAS.1990.112386},
	Keywords = {analog VLSI;interface circuitry;low precision signal processing;neural networks;scaled-down processes;very-large-scale integration;VLSI;linear integrated circuits;neural nets;},
	Month = {May},
	Pages = {1372-1375 vol.2},
	Rating = {1},
	Title = {Future of analog in the VLSI environment},
	Year = {1990},
	Abstract = {It is argued analog circuits will remain irreplaceable for the implementation of the interface circuitry between digital processing and the external world. Most of their characteristics can be improved with scaled-down processes. Analog circuits will also compete with digital and will remain advantageous for low precision signal processing. Since little precision is required to carry out many cognitive tasks, analog VLSI (very-large-scale integration) will dominate in the implementation of many types of neural networks},
	Annote = {thermal noise},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3ZpdHRvejkwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx2aXR0b3o5MC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD3pikzCpKJQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzCnZpQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dml0dG96OTAucGRmAA4AGgAMAHYAaQB0AHQAbwB6ADkAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy92aXR0b3o5MC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.1990.112386}}

@inproceedings{sinangil08,
	Author = {Sinangil, Mahmut Ersin and Verma, Naveen and Chandrakasan, Anantha P.},
	Booktitle = {Solid-State Circuits Conference, 2008. ESSCIRC 2008. 34th European},
	Date-Added = {2012-07-12 22:34:29 +0800},
	Date-Modified = {2012-09-14 23:48:01 +0800},
	Doi = {10.1109/ESSCIRC.2008.4681847},
	Issn = {1930-8833},
	Keywords = {SRAM array;frequency 20 kHz to 200 MHz;low voltage assist circuits;low-power CMOS;performance scalability;reconfigurable SRAM;reconfigurable circuits;size 65 nm;voltage 0.25 V to 1.2 V;voltage scalability;CMOS integrated circuits;SRAM chips;},
	Month = {Sep},
	Pages = {282 -285},
	Title = {{A reconfigurable 65nm SRAM achieving voltage scalability from 0.25-1.2V and performance scalability from 20kH-200MHz}},
	Year = {2008},
	Abstract = {A 64 kb SRAM array fabricated in 65 nm low-power CMOS operates from 250 mV to 1.2 V. This wide supply range is enabled by a combination of circuits optimized for both sub-Vt and above-Vt regimes. Reconfigurable circuits are used extensively, as low voltage assist circuits are required for functionality, but they must not limit performance during high voltage operation. The SRAM operates at 20 kHz with a 250 mV supply and 200 MHz with a 1.2 V supply. Over this range the leakage power scales by more than 50X.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3NpbmFuZ2lsMDgucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnNpbmFuZ2lsMDgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPNSZLMGHYJAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMGAWJAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaW5hbmdpbDA4LnBkZgAOAB4ADgBzAGkAbgBhAG4AZwBpAGwAMAA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3NpbmFuZ2lsMDgucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESSCIRC.2008.4681847}}

@article{murmann06,
	Author = {Murmann, Boris and Nikaeen, P. and Connelly, D.J. and Dutton, R.W.},
	Date-Added = {2012-07-08 20:15:27 +0800},
	Date-Modified = {2013-01-20 10:22:58 +0800},
	Doi = {10.1109/TED.2006.880372},
	Issn = {0018-9383},
	Journal = {Electron Devices, IEEE Transactions on},
	Keywords = {45 nm;90 nm;advanced CMOS technologies;analog performance;device scaling;doping profiles;drain side engineered devices;gate length;performance metrics;power constrained analog circuit design;standard compact models;CMOS analogue integrated circuits;circuit simulation;doping profiles;integrated circuit modelling;},
	Month = {Sep},
	Number = {9},
	Pages = {2160-2167},
	Rating = {5},
	Title = {{Impact of Scaling on Analog Performance and Associated Modeling Needs}},
	Volume = {53},
	Year = {2006},
	Abstract = {This paper explores modeling and technology-scaling issues related to analog performance in advanced CMOS technologies. Performance metrics for analog circuits are defined, to provide insight into the impact of device scaling on power-constrained analog circuit design. Current and previous generation technologies (90 nm and older) are evaluated using standard compact models. Technology nodes below 90 nm are simulated at the device level to show trends in analog performance metrics and to evaluate the impact of nonminimum gate length and alternate doping profiles. Results indicate that the modeling of moderate-to-weak inversion behavior will continue to grow in importance. Simulations suggest that using nonminimum length and drain-side engineered devices at the 45-nm technology node offers an attractive degree of freedom for analog circuit design},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL211cm1hbm4wNi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNbXVybWFubjA2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9SNf8waP3IAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwZzvIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm11cm1hbm4wNi5wZGYAAA4AHAANAG0AdQByAG0AYQBuAG4AMAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL211cm1hbm4wNi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TED.2006.880372}}

@article{annema05,
	Author = {Annema, A.-J. and Nauta, B. and van Langevelde, R. and Tuinhout, H.},
	Date-Added = {2012-07-08 20:12:46 +0800},
	Date-Modified = {2012-07-15 22:42:10 +0800},
	Doi = {10.1109/JSSC.2004.837247},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {active cancellation techniques; analog circuits; analog design; composite transistors; feedback circuits; gate-leakage mismatch; nonlinear output conductance; power consumption; supply voltages; thick-oxide transistors; thin-oxide transistors; ultra-deep-submicron CMOS; voltage gain; CMOS analogue integrated circuits; integrated circuit design; low-power electronics;},
	Month = {Jan},
	Number = {1},
	Pages = {132 - 143},
	Title = {{Analog circuits in ultra-deep-submicron CMOS}},
	Volume = {40},
	Year = {2005},
	Abstract = { Modern and future ultra-deep-submicron (UDSM) technologies introduce several new problems in analog design. Nonlinear output conductance in combination with reduced voltage gain pose limits in linearity of (feedback) circuits. Gate-leakage mismatch exceeds conventional matching tolerances. Increasing area does not improve matching any more, except if higher power consumption is accepted or if active cancellation techniques are used. Another issue is the drop in supply voltages. Operating critical parts at higher supply voltages by exploiting combinations of thin- and thick-oxide transistors can solve this problem. Composite transistors are presented to solve this problem in a practical way. Practical rules of thumb based on measurements are derived for the above phenomena.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2FubmVtYTA1LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxhbm5lbWEwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD1I19zBo/KQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBnOqQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YW5uZW1hMDUucGRmAA4AGgAMAGEAbgBuAGUAbQBhADAANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9hbm5lbWEwNS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2004.837247}}

@inproceedings{kinget07,
	Author = {Kinget, Peter R.},
	Booktitle = {Solid State Circuits Conference, 2007. ESSCIRC 2007. 33rd European},
	Date-Added = {2012-07-08 20:09:57 +0800},
	Date-Modified = {2012-09-14 18:30:20 +0800},
	Doi = {10.1109/ESSCIRC.2007.4430249},
	Issn = {1930-8833},
	Keywords = {RF integrated circuits design;analog circuit design;architecture modifications;circuit topologies;threshold voltage dependence;ultra-low supply voltages;integrated circuit design;power aware computing;},
	Month = {Sep},
	Pages = {58 -67},
	Title = {{Designing analog and RF circuits for ultra-low supply voltages}},
	Year = {2007},
	Abstract = {This paper investigates the challenges and opportunities of designing analog and RF integrated circuits to operate from ultra-low supply voltages. Solutions ranging from exploiting the 4 terminals of a MOS device or the threshold voltage dependence on length, to the use of circuit topologies that require only stacks of two devices are discussed. The realization of full analog and RF system functions operating from ultra-low voltages is demonstrated and the enabling architecture modifications are introduced. The techniques and results presented in this paper aim to enable ultra-low voltage analog and RF circuits both in the context of relatively large threshold voltages, e.g., |VT|=VDD, as well as lower threshold voltages.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2tpbmdldDA3LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxraW5nZXQwNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD1I1+zBo/4wAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBnPYwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2luZ2V0MDcucGRmAA4AGgAMAGsAaQBuAGcAZQB0ADAANwAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9raW5nZXQwNy5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESSCIRC.2007.4430249}}

@article{yan00,
	Author = {Yan, S. and Sanchez-Sinencio, E.},
	Date-Added = {2012-07-08 20:07:57 +0800},
	Date-Modified = {2013-01-25 08:25:24 +0800},
	Journal = {IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences E Series A},
	Number = {2},
	Pages = {179--196},
	Printed = {1},
	Publisher = {INSTITUTE OF ELECTRONICS, INFORMATION \&},
	Title = {{Low Voltage Analog Circuit Design Techniques: A Tutorial}},
	Volume = {83},
	Year = {2000},
	Annote = {Maximize swing
Vswing = },
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL3lhbjAwLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQl5YW4wMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD1I2AzBpvpQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBn/JQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6eWFuMDAucGRmAAAOABQACQB5AGEAbgAwADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMveWFuMDAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=}}

@article{pottie00,
	Acmid = {332838},
	Address = {New York, NY, USA},
	Author = {Pottie, G. J. and Kaiser, W. J.},
	Date-Added = {2012-07-08 19:44:07 +0800},
	Date-Modified = {2013-01-25 08:42:47 +0800},
	Doi = {10.1145/332833.332838},
	Issn = {0001-0782},
	Issue_Date = {May 2000},
	Journal = {Commun. ACM},
	Month = may,
	Number = {5},
	Numpages = {8},
	Pages = {51--58},
	Printed = {1},
	Publisher = {ACM},
	Title = {{Wireless integrated network sensors}},
	Url = {http://doi.acm.org/10.1145/332833.332838},
	Volume = {43},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3BvdHRpZTAwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxwb3R0aWUwMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD1HvyzB+TtwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzB8jNwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cG90dGllMDAucGRmAA4AGgAMAHAAbwB0AHQAaQBlADAAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9wb3R0aWUwMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/332833.332838},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/332833.332838}}

@article{hill00,
	Author = {Hill, J. and Szewczyk, R. and Woo, A. and Hollar, S. and Culler, D. and Pister, K.},
	Date-Added = {2012-07-08 19:40:26 +0800},
	Date-Modified = {2012-07-08 19:40:36 +0800},
	Journal = {ACM Sigplan Notices},
	Number = {11},
	Pages = {93--104},
	Publisher = {ACM},
	Title = {{System architecture directions for networked sensors}},
	Volume = {35},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2hpbGwwMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKaGlsbDAwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9RynswLshUAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwLQZUAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmhpbGwwMC5wZGYADgAWAAoAaABpAGwAbAAwADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvaGlsbDAwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@inproceedings{brodersen02,
	Author = {Brodersen, Robert W. and Horowitz, Mark A. and Marković, Dejan and Nikolic, Borivoje and Stojanovic, V.},
	Booktitle = {Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on},
	Date-Added = {2012-07-02 16:05:55 +0800},
	Date-Modified = {2013-01-25 08:29:52 +0800},
	Doi = {10.1109/ICCAD.2002.1167511},
	Issn = {1092-3152},
	Keywords = {SRAM decoders; adders; circuit energy profile; circuit level power minimization; circuit physical properties; circuit topologies; delay constraint; energy reduction potentials; energy savings; energy sensitivity; gate sizing; inverter chains; micro-architectural level power minimization; optimization performance; peak performance; power minimization methods; supply voltage optimization; threshold voltage optimization; tuning variables; SRAM chips; adders; circuit optimisation; circuit tuning; delays; integrated circuit design; logic design; logic gates; low-power electronics; minimisation; network topology;},
	Month = {Nov},
	Pages = {35 - 42},
	Title = {{Methods for true power minimization}},
	Year = {2002},
	Abstract = { This paper presents methods for efficient power minimization at circuit and micro-architectural levels. The potential energy savings are strongly related to the energy profile of a circuit. These savings are obtained by using gate sizing, supply voltage, and threshold voltage optimization, to minimize energy consumption subject to a delay constraint. The true power minimization is achieved when the energy reduction potentials of all tuning variables are balanced. We derive the sensitivity of energy to delay for each of the tuning variables, connecting its energy saving potential to the physical properties of the circuit. This helps to develop understanding of optimization performance and identify the most efficient techniques for energy reduction. The optimizations are applied to some examples that span typical circuit topologies including inverter chains, SRAM decoders, and adders. At a delay of 20% larger than the minimum, energy savings of 40% to 70% are possible, indicating that achieving peak performance is expensive in terms of energy. Energy savings of about 50% can be achieved without delay penalty with the balancing of sizes, supplies, and thresholds.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2Jyb2RlcnNlbjAyLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9icm9kZXJzZW4wMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADzGgTzBeJkAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBcZEAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YnJvZGVyc2VuMDIucGRmAAAOACAADwBiAHIAbwBkAGUAcgBzAGUAbgAwADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYnJvZGVyc2VuMDIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICCAD.2002.1167511}}

@article{corless96,
	Author = {Corless, R.M. and Gonnet, G.H. and Hare, D.E.G. and Jeffrey, D.J. and Knuth, D.E.},
	Date-Added = {2012-07-02 15:54:42 +0800},
	Date-Modified = {2012-07-15 22:55:42 +0800},
	Journal = {Advances in Computational Mathematics},
	Number = {1},
	Pages = {329--359},
	Publisher = {Springer},
	Title = {{On the LambertW function}},
	Volume = {5},
	Year = {1996},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2Nvcmxlc3M5Ni5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNY29ybGVzczk2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8xFNcwXdO0AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwXBG0AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNvcmxlc3M5Ni5wZGYAAA4AHAANAGMAbwByAGwAZQBzAHMAOQA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2Nvcmxlc3M5Ni5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==}}

@article{kao02,
	Author = {Kao, J.T. and Miyazaki, M. and Chandrakasan, Anantha P.},
	Date-Added = {2012-07-02 15:49:58 +0800},
	Date-Modified = {2012-09-09 18:12:19 +0800},
	Doi = {10.1109/JSSC.2002.803957},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {175 mV; DSP core; MAC units; accumulator; active power consumption; array multiplier; digital circuits; dynamic power; dynamic voltage scaling; multiply-accumulate test chip; multiply-accumulate unit; operating conditions; optimal operating point; ripple carry adder; subthreshold leakage currents; subthreshold power; theoretical model; triple-well technology; tunable body bias values; tunable supply values; workload conditions; CMOS digital integrated circuits; adders; digital arithmetic; digital signal processing chips; leakage currents; low-power electronics; multiplying circuits; parallel processing; voltage control;},
	Month = {Nov},
	Number = {11},
	Pages = {1545 - 1554},
	Title = {{A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architecture}},
	Volume = {37},
	Year = {2002},
	Abstract = {In order to minimize total active power consumption in digital circuits, one must take into account subthreshold leakage currents that grow exponentially as technology scales. This research develops a theoretical model to predict how dynamic power and subthreshold power must be balanced to give an optimal VDD/Vt operating point that minimizes total active power consumption for different workload and operating conditions. A 175-mV multiply-accumulate test chip using a triple-well technology with tunable supply and body bias values is measured to experimentally verify the tradeoffs between the various sources of power. The test chip shows that there is an optimum VDD/Vt operating point, although it differs from the theoretical limit because of excessive forward bias currents. Finally, we propose a preliminary automatic supply and body biasing architecture (ASB) that automatically configures a circuit to operate with the lowest possible active power consumption.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL2thbzAyLnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlrYW8wMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADzEOVzBd0AwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBcDgwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2FvMDIucGRmAAAOABQACQBrAGEAbwAwADIALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMva2FvMDIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2002.803957}}

@inproceedings{burr91,
	Author = {Burr, J. and Peterson, A.},
	Booktitle = {3rd NASA Symposium on VLSI Design},
	Date-Added = {2012-07-02 15:16:55 +0800},
	Date-Modified = {2012-07-02 15:33:27 +0800},
	Rating = {2},
	Title = {{Ultra low power CMOS technology}},
	Volume = {1},
	Year = {1991},
	Annote = {modelling},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2J1cnI5MS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKYnVycjkxLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8wz0swXa6cAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwW+ycAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJ1cnI5MS5wZGYADgAWAAoAYgB1AHIAcgA5ADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYnVycjkxLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@article{bhavnagarwala00,
	Author = {Bhavnagarwala, A.J. and Austin, B.L. and Bowman, K.A. and Meindl, James D.},
	Date-Added = {2012-07-02 14:51:27 +0800},
	Date-Modified = {2012-12-18 13:37:54 +0800},
	Doi = {10.1109/92.845891},
	Issn = {1063-8210},
	Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
	Keywords = {10 GHz;50 nm;510 mV;CMOS GSI;CMOS circuit performance;National Technology Roadmap;circuit design methodology;datapath parallelism;device channel widths;high-field effects;minimum total power dissipation;minimum total power methodology;operating temperature range;saturation drive current;short channel MOSFET threshold voltage rolloff models;short channel threshold voltage rolloff;static complementary metal-oxide-semiconductor random logic network;stochastic interconnect distributions;subthreshold leakage current;technology scaling;threshold voltages;total power drain;transregional MOSFET drain current models;CMOS logic circuits;ULSI;circuit CAD;integrated circuit interconnections;integrated circuit modelling;leakage currents;low-power electronics;},
	Month = {Jun},
	Number = {3},
	Pages = {235 -251},
	Rating = {4},
	Title = {{A minimum total power methodology for projecting limits on CMOS GSI}},
	Volume = {8},
	Year = {2000},
	Abstract = {A circuit design methodology minimizing total power drain of a static complementary metal-oxide-semiconductor (CMOS) random logic network for a prescribed performance, operating temperature range, and short channel threshold voltage rolloff is investigated. Physical, continuous, smooth, and compact {"transregional"} MOSFET drain current models that consider high-field effects in scaled devices and permit tradeoffs between saturation drive current and subthreshold leakage current are employed to model CMOS circuit performance and power dissipation at low voltages. Transregional models are used in conjunction with physical short channel MOSFET threshold voltage rolloff models and stochastic interconnect distributions to project optimal supply voltages, threshold voltages, and device channel widths minimizing total power dissipated by CMOS logic circuits for each National Technology Roadmap for Semiconductors (NTRS) technology generation. Optimum supply voltage, corresponding to minimum total power dissipation, is projected to scale to 510 mV for the 50-nm 10-GHz CMOS generation in the year 2012. Techniques exploiting datapath parallelism to further scale the supply voltage are shown to offer decreasing reductions in power dissipation with technology scaling.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QH01TRUUvUGFwZXJzL2JoYXZuYWdhcndhbGEwMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGkAAAAAAGkAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUTYmhhdm5hZ2Fyd2FsYTAwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8xrB8wXZdxQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwW9VwAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACAD9NYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmJoYXZuYWdhcndhbGEwMC5wZGYAAA4AKAATAGIAaABhAHYAbgBhAGcAYQByAHcAYQBsAGEAMAAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAyVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2JoYXZuYWdhcndhbGEwMC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AsAC1AL0AvwJnAmwCdwKAAo4CkgKZAqICpwK0ArcCyQLMAtEAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC0w==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.845891}}

@inproceedings{nose00,
	Author = {Nose, K. and Sakurai, T.},
	Booktitle = {Proceedings of the 2000 Asia and South Pacific Design Automation Conference},
	Date-Added = {2012-07-02 14:39:16 +0800},
	Date-Modified = {2012-09-11 13:14:46 +0800},
	Organization = {ACM},
	Pages = {469--474},
	Rating = {2},
	Title = {{Optimization of $V_{DD}$ and $V_{TH}$ for low-power and high speed applications}},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL25vc2UwMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKbm9zZTAwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8w2YMwXZAlQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwW84kAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOm5vc2UwMC5wZGYADgAWAAoAbgBvAHMAZQAwADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvbm9zZTAwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==}}

@inproceedings{calhoun04,
	Author = {Calhoun, Benton H. and Chandrakasan, Anantha P.},
	Booktitle = {Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on},
	Date-Added = {2012-07-01 20:04:13 +0800},
	Date-Modified = {2012-09-09 18:12:40 +0800},
	Keywords = {Energy model;Minimum energy point;Subthreshold circuits;Subthreshold model;},
	Month = {Aug},
	Pages = {90 -95},
	Rating = {3},
	Title = {{Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits}},
	Year = {2004},
	Abstract = {Subthreshold operation is emerging as an energy-saving approach to many new applications. This paper examines energy minimization for circuits operating in the subthreshold region. We show the dependence of the optimum VDD for a given technology on design characteristics and operating conditions. Solving equations for total energy provides an analytical solution for the optimum VDD and VT to minimize energy for a given frequency in subthreshold operation. SPICE simulations of a 200K transistor FIR filter confirm the analytical solution and the dependence of the minimum energy operating point on important parameters.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2NhbGhvdW4wNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNY2FsaG91bjA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8nCI8wWXhYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwV7ZYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNhbGhvdW4wNC5wZGYAAA4AHAANAGMAYQBsAGgAbwB1AG4AMAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2NhbGhvdW4wNC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==}}

@article{shockley73,
	Author = {Shockley, William},
	Date-Added = {2012-07-01 18:58:12 +0800},
	Date-Modified = {2012-07-15 22:37:16 +0800},
	Doi = {10.1049/ep.1973.0082},
	Issn = {0013-5127},
	Journal = {Electronics and Power},
	Month = {Feb},
	Number = {3},
	Pages = {59},
	Title = {{Creative failure methodology}},
	Volume = {19},
	Year = {1973},
	Abstract = {Not available},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3Nob2NrbGV5NzMucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnNob2NrbGV5NzMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPJnuzMFk40AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMFd20AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpzaG9ja2xleTczLnBkZgAOAB4ADgBzAGgAbwBjAGsAbABlAHkANwAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3Nob2NrbGV5NzMucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/ep.1973.0082}}

@article{sah57,
	Author = {Sah, Chih-Tang and Noyce, R.N. and Shockley, William},
	Date-Added = {2012-07-01 18:55:23 +0800},
	Date-Modified = {2012-12-09 04:56:21 +0800},
	Doi = {10.1109/JRPROC.1957.278528},
	Issn = {0096-8390},
	Journal = {Proceedings of the IRE},
	Month = {Sep},
	Number = {9},
	Pages = {1228 -1243},
	Title = {{Carrier Generation and Recombination in P-N Junctions and P-N Junction Characteristics}},
	Volume = {45},
	Year = {1957},
	Abstract = {For certain p-n junctions, it has been observed that the measured current-voltage characteristics deviate from the ideal case of the diffusion model. It is the purpose of this paper to show that the current due to generation and recombination of carriers from generation-recombination centers in the space charge region of a p-n junction accounts for the observed characteristics. This phenomenon dominates in semiconductors with large energy gap, low lifetimes, and low resistivity. This model not only accounts for the nonsaturable reverse current, but also predicts an apparent exp (qV/nkT) dependence of the forward current in a p-n junction. The relative importance of the diffusion current outside the space charge layer and the recombination current inside the space charge layer also explains the increase of the emitter efficiency of silicon transistors with emitter current. A correlation of the theory with experiment indicates that the energy level of the centers is a few kT from the intrinsic Fermi level.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFU1TRUUvUGFwZXJzL3NhaDU3LnBkZtIJFxgZV05TLmRhdGGABk8RAXwAAAAAAXwAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQlzYWg1Ny5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADyZ9YzBZOewAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBXd+wAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIANU1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2FoNTcucGRmAAAOABQACQBzAGEAaAA1ADcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAChVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc2FoNTcucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKYAqwCzALUCNQI6AkUCTgJcAmACZwJwAnUCggKFApcCmgKfAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAqE=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JRPROC.1957.278528}}

@article{ghani11,
	Author = {Ghani, F. and Duke, M.},
	Date-Added = {2012-07-01 18:42:57 +0800},
	Date-Modified = {2012-07-01 18:43:05 +0800},
	Doi = {10.1016/j.solener.2011.07.001},
	Issn = {0038-092X},
	Journal = {Solar Energy},
	Keywords = {Parameter evaluation},
	Number = {9},
	Pages = {2386 - 2394},
	Title = {{Numerical determination of parasitic resistances of a solar cell using the Lambert W-function}},
	Url = {http://www.sciencedirect.com/science/article/pii/S0038092X1100243X},
	Volume = {85},
	Year = {2011},
	Abstract = {Several methods are currently available to determine the values of series and shunt resistance of a solar cell. A new method is presented here to numerically locate these values using the popular Newton--Raphson technique at maximum power point. Equations based on the Lambert W-function and their partial derivatives are provided so that all calculations may be performed in a Matlab or similar environment. The results of this new method are presented and compared with two published methods and the analytically obtained for a blue and grey type solar cell in earlier work (Charles et al., 1981). Additionally, three modules of various type (single, poly, and amorphous crystalline) were investigated. Values determined agreed with experimentally verified results and were obtained with quadratic convergence in all instances provided initial estimates of the roots were within vicinity of the actual roots.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2doYW5pMTEucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2doYW5pMTEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPJedDMFkr7AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMFdp7AAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpnaGFuaTExLnBkZgAADgAYAAsAZwBoAGEAbgBpADEAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9naGFuaTExLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/S0038092X1100243X},
	Bdsk-Url-2 = {http://dx.doi.org/10.1016/j.solener.2011.07.001}}

@article{markovic10,
	Author = {Marković, Dejan and Wang, Cheng C. and Alarcón, Louis P. and Liu, Tsung-Te and Rabaey, Jan M.},
	Date-Added = {2012-06-30 19:00:09 +0800},
	Date-Modified = {2013-01-25 08:35:11 +0800},
	Doi = {10.1109/JPROC.2009.2035453},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {CMOS;chip synthesis;energy reduction;energy-delay modeling framework;leakage-dominated ultralow-power designs;minimum-energy point;near-threshold region;pass-transistor based logic family;supply voltage;time multiplexing;transistor sizing;CMOS digital integrated circuits;logic circuits;logic design;low-power electronics;transistors;},
	Month = {Feb},
	Number = {2},
	Pages = {237 -252},
	Rating = {3},
	Read = {1},
	Title = {{Ultralow-Power Design in Near-Threshold Region}},
	Volume = {98},
	Year = {2010},
	Abstract = {Operation in the subthreshold region most often is synonymous to minimum-energy operation. Yet, the penalty in performance is huge. In this paper, we explore how design in the moderate inversion region helps to recover some of that lost performance, while staying quite close to the minimum-energy point. An energy-delay modeling framework that extends over the weak, moderate, and strong inversion regions is developed. The impact of activity and design parameters such as supply voltage and transistor sizing on the energy and performance in this operational region is derived. The quantitative benefits of operating in near-threshold region are established using some simple examples. The paper shows that a 20% increase in energy from the minimum-energy point gives back ten times in performance. Based on these observations, a pass-transistor based logic family that excels in this operational region is introduced. The logic family operates most of its logic in the above-threshold mode (using low-threshold transistors), yet containing leakage to only those in subthreshold. Operation below minimum-energy point of CMOS is demonstrated. In leakage-dominated ultralow-power designs, time-multiplexing will be shown to yield not only area, but also energy reduction due to lower leakage. Finally, the paper demonstrates the use of ultralow-power design techniques in chip synthesis.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL21hcmtvdmljMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1Dm1hcmtvdmljMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAPHKF7MFPhrAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMFIfrAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptYXJrb3ZpYzEwLnBkZgAOAB4ADgBtAGEAcgBrAG8AdgBpAGMAMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL21hcmtvdmljMTAucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2009.2035453}}

@article{dreslinski10,
	Author = {Dreslinski, R.G. and Wieckowski, M. and Blaauw, David and Sylvester, Dennis and Mudge, T.},
	Date-Added = {2012-06-30 18:58:59 +0800},
	Date-Modified = {2013-01-25 08:42:37 +0800},
	Doi = {10.1109/JPROC.2009.2034764},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {Moores law;energy consumption;energy efficient integrated circuits;near-threshold computing;power-constrained computing;energy conservation;energy consumption;integrated circuit design;power integrated circuits;},
	Month = {Feb},
	Number = {2},
	Pages = {253 -266},
	Printed = {1},
	Title = {{Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits}},
	Volume = {98},
	Year = {2010},
	Abstract = {Power has become the primary design constraint for chip designers today. While Moore's law continues to provide additional transistors, power budgets have begun to prohibit those devices from actually being used. To reduce energy consumption, voltage scaling techniques have proved a popular technique with subthreshold design representing the endpoint of voltage scaling. Although it is extremely energy efficient, subthreshold design has been relegated to niche markets due to its major performance penalties. This paper defines and explores near-threshold computing (NTC), a design space where the supply voltage is approximately equal to the threshold voltage of the transistors. This region retains much of the energy savings of subthreshold operation with more favorable performance and variability characteristics. This makes it applicable to a broad range of power-constrained computing segments from sensors to high performance servers. This paper explores the barriers to the widespread adoption of NTC and describes current work aimed at overcoming these obstacles.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL2RyZXNsaW5za2kxMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQZHJlc2xpbnNraTEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8cx1MwU+W0AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwUiO0AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmRyZXNsaW5za2kxMC5wZGYADgAiABAAZAByAGUAcwBsAGkAbgBzAGsAaQAxADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZHJlc2xpbnNraTEwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2009.2034764}}

@article{calhoun05,
	Author = {Calhoun, Benton H. and Wang, Alice and Chandrakasan, Anantha P.},
	Date-Added = {2012-06-30 18:57:54 +0800},
	Date-Modified = {2013-01-25 08:40:21 +0800},
	Doi = {10.1109/JSSC.2005.852162},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {circuit optimisation; energy minimization; energy-saving approach; integrated circuit design; integrated circuit modelling; low-power electronics; minimum energy operation; subthreshold circuits; circuit optimisation; digital integrated circuits; integrated circuit design; integrated circuit modelling; low-power electronics;},
	Month = {Sep},
	Number = {9},
	Pages = {1778 - 1786},
	Printed = {1},
	Rating = {3},
	Read = {1},
	Title = {{Modeling and sizing for minimum energy operation in subthreshold circuits}},
	Volume = {40},
	Year = {2005},
	Abstract = {This paper examines energy minimization for circuits operating in the subthreshold region. Subthreshold operation is emerging as an energy-saving approach to many energy-constrained applications where processor speed is less important. In this paper, we solve equations for total energy to provide an analytical solution for the optimum VDD and VT to minimize energy for a given frequency in subthreshold operation. We show the dependence of the optimum VDD for a given technology on design characteristics and operating conditions. This paper also examines the effect of sizing on energy consumption for subthreshold circuits. We show that minimum sized devices are theoretically optimal for reducing energy. A fabricated 0.18- mu;m test chip is used to compare normal sizing and sizing to minimize operational VDD and to verify the energy models. Measurements show that existing standard cell libraries offer a good solution for minimizing energy in subthreshold circuits.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2NhbGhvdW4wNS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNY2FsaG91bjA1LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8cwzswU+TgAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwUiLgAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNhbGhvdW4wNS5wZGYAAA4AHAANAGMAYQBsAGgAbwB1AG4AMAA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2NhbGhvdW4wNS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2005.852162}}

@article{chandrakasan95,
	Author = {Chandrakasan, Anantha P. and Brodersen, Robert W.},
	Date-Added = {2012-06-30 18:56:47 +0800},
	Date-Modified = {2013-01-25 08:43:39 +0800},
	Doi = {10.1109/5.371964},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {1.1 V;5 mW;architecture-based voltage scaling strategy;buffering;circuit optimization;circuit style;circuit topology;digital CMOS circuits;error correction;full-motion video;logic design;logic speed;low-power techniques;packetization;parallelism;physical design;pipelining;portable multimedia terminal;power consumption;protocol conversion;resynchronization;signal correlations;synchronization;threshold voltage;CMOS digital integrated circuits;circuit optimisation;logic design;network topology;parallel architectures;},
	Month = {Apr},
	Number = {4},
	Pages = {498 -523},
	Printed = {1},
	Title = {{Minimizing power consumption in digital CMOS circuits}},
	Volume = {83},
	Year = {1995},
	Abstract = {An approach is presented for minimizing power consumption for digital systems implemented in CMOS which involves optimization at all levels of the design. This optimization includes the technology used to implement the digital circuits, the circuit style and topology, the architecture for implementing the circuits and at the highest level the algorithms that are being implemented. The most important technology consideration is the threshold voltage and its control which allows the reduction of supply voltage without significant impact on logic speed. Even further supply reductions can be made by the use of an architecture-based voltage scaling strategy, which uses parallelism and pipelining, to tradeoff silicon area and power reduction. Since energy is only consumed when capacitance is being switched power can be reduced by minimizing this capacitance through operation reduction choice of number representation, exploitation of signal correlations, resynchronization to minimize glitching, logic design, circuit design, and physical design. The low-power techniques that are presented have been applied to the design of a chipset for a portable multimedia terminal that supports pen input, speech I/O and full-motion video. The entire chipset that performs protocol conversion, synchronization, error correction, packetization, buffering, video decompression and D/A conversion operates from a 1.1 V supply and consumes less than 5 mW},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2NoYW5kcmFrYXNhbjk1LnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJjaGFuZHJha2FzYW45NS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADxzC1zBT5EwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBSIkwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2hhbmRyYWthc2FuOTUucGRmAA4AJgASAGMAaABhAG4AZAByAGEAawBhAHMAYQBuADkANQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGFuZHJha2FzYW45NS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/5.371964}}

@article{chandrakasan10,
	Author = {Chandrakasan, Anantha P. and Daly, Denis C. and Finchelstein, Daniel Frederic and Kwong, Joyce and Ramadass, Yogesh Kumar and Sinangil, Mahmut Ersin and Sze, Vivienne and Verma, Naveen},
	Date-Added = {2012-06-30 18:47:18 +0800},
	Date-Modified = {2013-01-25 08:38:53 +0800},
	Doi = {10.1109/JPROC.2009.2033621},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {ADC;H.264-AVC video decoder;SRAM;biomedical monitoring;dc-dc converters;electronic circuits;energy consumption reduction;energy efficiency;logic cells;mobile multimedia;ultradynamic voltage scaling;voltage 0.5 V to 0.85 V;voltage-scalable circuits;DC-DC power convertors;analogue-digital conversion;power aware computing;random-access storage;video coding;},
	Month = {Feb},
	Number = {2},
	Pages = {191 -214},
	Printed = {1},
	Rating = {3},
	Read = {1},
	Title = {{Technologies for Ultradynamic Voltage Scaling}},
	Volume = {98},
	Year = {2010},
	Abstract = {Energy efficiency of electronic circuits is a critical concern in a wide range of applications from mobile multi-media to biomedical monitoring. An added challenge is that many of these applications have dynamic workloads. To reduce the energy consumption under these variable computation requirements, the underlying circuits must function efficiently over a wide range of supply voltages. This paper presents voltage-scalable circuits such as logic cells, SRAMs, ADCs, and dc-dc converters. Using these circuits as building blocks, two different applications are highlighted. First, we describe an H.264/AVC video decoder that efficiently scales between QCIF and 1080p resolutions, using a supply voltage varying from 0.5 V to 0.85 V. Second, we describe a 0.3 V 16-bit micro-controller with on-chip SRAM, where the supply voltage is generated efficiently by an integrated dc-dc converter.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHk1TRUUvUGFwZXJzL2NoYW5kcmFrYXNhbjEwLnBkZtIJFxgZV05TLmRhdGGABk8RAaAAAAAAAaAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNRJjaGFuZHJha2FzYW4xMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADxyDgzBT3lAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBSHFAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAPk1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6Y2hhbmRyYWthc2FuMTAucGRmAA4AJgASAGMAaABhAG4AZAByAGEAawBhAHMAYQBuADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMVVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9jaGFuZHJha2FzYW4xMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAK8AtAC8AL4CYgJnAnICewKJAo0ClAKdAqICrwKyAsQCxwLMAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAs4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2009.2033621}}

@article{skotnicki05,
	Author = {Skotnicki, T. and Hutchby, J.A. and King, Tsu-Jae and Wong, H.-S.P. and Boeuf, F.},
	Date-Added = {2012-06-29 10:28:12 +0800},
	Date-Modified = {2012-07-15 22:42:07 +0800},
	Doi = {10.1109/MCD.2005.1388765},
	Issn = {8755-3996},
	Journal = {Circuits and Devices Magazine, IEEE},
	Keywords = {22 nm; 90 nm; CMOS scaling; ITRS; International Technology Roadmap for Semiconductors; MOSFET performance improvement; MOSFET scaling; electrostatic scaling; information processing; low operating power; low standby power; metal-oxide semiconductor field-effect transistor; short channel effects; signal processing; structural changes; CMOS integrated circuits; MOSFET; integrated circuit technology; nanoelectronics;},
	Month = {Jan},
	Number = {1},
	Pages = {16 - 26},
	Title = {{The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance}},
	Volume = {21},
	Year = {2005},
	Abstract = { The rapid cadence of metal-oxide semiconductor field-effect transistor (MOSFET) scaling, as seen in the new 2003 International Technology Roadmap for Semiconductors ITRS), is accelerating introduction of new technologies to extend complementary MOS (CMOS) down to, and perhaps beyond, the 22-nm node. This acceleration simultaneously requires the industry to intensify research on two highly challenging thrusts: one is scaling CMOS into an increasingly difficult manufacturing domain well below the 90-nm node for high performance (HP), low operating power (LOP), and low standby power (LSTP) applications, and the other is an exciting opportunity to invent fundamentally new approaches to information and signal processing to sustain functional scaling beyond the domain of CMOS. This article is focused on scaling CMOS to its fundamental limits, determined by manufacturing, physics, and costs using new materials and nonclassical structures. This paper provides a brief introduction to each of the new nonclassical CMOS structures. This is followed by a presentation of one scenario for introduction of new structural changes to the MOSFET to scale CMOS to the end of the ITRS. A brief review of electrostatic scaling of a MOSFET necessary to manage short channel effects (SCEs) at the most advanced technology nodes is also provided.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL3Nrb3RuaWNraTA1LnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9za290bmlja2kwNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADxALCzBMz8AAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzBLDcAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6c2tvdG5pY2tpMDUucGRmAAAOACAADwBzAGsAbwB0AG4AaQBjAGsAaQAwADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvc2tvdG5pY2tpMDUucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MCD.2005.1388765}}

@inproceedings{batas10,
	Author = {Batas, D. and Fiedler, H.},
	Booktitle = {Signals and Electronic Systems (ICSES), 2010 International Conference on},
	Date-Added = {2012-06-25 23:29:38 +0800},
	Date-Modified = {2012-07-15 22:45:53 +0800},
	Keywords = {Python interface;SPICE netlist level;SPICE-based simulation;integrated CMOS circuit design;parametric circuit simulation;programming interface;programming language;signal processing;CMOS analogue integrated circuits;SPICE;circuit simulation;high level languages;integrated circuit design;signal processing;},
	Month = {Sep},
	Pages = {161 -164},
	Title = {{A Python interface for SPICE-based simulations}},
	Year = {2010},
	Abstract = {This paper introduces a programming interface for integrated CMOS circuit design. It connects the SPICE netlist level to an easy to use programming language: Python [1]. After classifying the context of this tool the fundamental application for parametric circuit simulation and signal processing is shown. This is done at the example of a parameterizable netlist for an inverter. Further on, calculations for a single MOS-device are shown. Normally required input parameters for SPICE can be set to be calculated in dependence of specified normally calculated output parameters. It is also shown how to deal with a two-dimensional search of input parameters.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2JhdGFzMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2JhdGFzMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9ynPMDqVAAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMDjTAAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpiYXRhczEwLnBkZgAADgAYAAsAYgBhAHQAYQBzADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9iYXRhczEwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@article{kwong09,
	Author = {Kwong, Joyce and Ramadass, Yogesh Kumar and Verma, Naveen and Chandrakasan, Anantha P.},
	Date-Added = {2012-06-25 15:48:20 +0800},
	Date-Modified = {2012-12-18 13:18:47 +0800},
	Doi = {10.1109/JSSC.2008.2007160},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {aggressive supply voltage scaling;energy-constrained systems;integrated SRAM;leakage power reduction;microcontroller core;process variation;size 65 nm;subthreshold cell library;switched capacitor DC-DC converter;system-on-a-chip;timing methodology;voltage 300 mV to 600 mV;DC-DC power convertors;SRAM chips;logic gates;microcontrollers;switched capacitor networks;},
	Month = {Jan},
	Number = {1},
	Pages = {115 -126},
	Title = {{A 65 nm Sub- Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter}},
	Volume = {44},
	Year = {2009},
	Abstract = {Aggressive supply voltage scaling to below the device threshold voltage provides significant energy and leakage power reduction in logic and SRAM circuits. Consequently, it is a compelling strategy for energy-constrained systems with relaxed performance requirements. However, effects of process variation become more prominent at low voltages, particularly in deeply scaled technologies. This paper presents a 65 nm system-on-a-chip which demonstrates techniques to mitigate variation, enabling sub-threshold operation down to 300 mV. A 16-bit microcontroller core is designed with a custom sub-threshold cell library and timing methodology to address output voltage failures and propagation delays in logic gates. A 128 kb SRAM employs an 8 T bit-cell to ensure read stability, and peripheral assist circuitry to allow sub-Vt reading and writing. The logic and SRAM function in the range of 300 mV to 600 mV, consume 27.2 pJ/cycle at the optimal V DD of 500 mV, and 1 muW standby power at 300 mV. To supply variable voltages at these low power levels, a switched capacitor DC-DC converter is integrated on-chip and achieves above 75% efficiency while delivering between 10 muW to 250 muW of load power.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2t3b25nMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2t3b25nMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9qTfMDjlgAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMDcjgAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczprd29uZzA5LnBkZgAADgAYAAsAawB3AG8AbgBnADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rd29uZzA5LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2008.2007160}}

@article{hanson09b,
	Author = {Hanson, S. and Seok, Mingoo and Lin, Yu-Shiang and Foo, Zhi Yoong and Kim, Daeyeon and Lee, Yoonmyung and Liu, N. and Sylvester, Dennis and Blaauw, David},
	Date-Added = {2012-06-25 15:45:32 +0800},
	Date-Modified = {2012-12-18 13:40:49 +0800},
	Doi = {10.1109/JSSC.2009.2014205},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {Phoenix processor;low-voltage processor;picowatt standby mode;power 226 nW;power 35.4 pW;sensing applications;size 0.18 mum;size 915 mum;ultralow-leakage memory cell;ultralow-power circuit design;wireless monitoring system;emergency power supply;low-power electronics;microprocessor chips;microsensors;random-access storage;},
	Month = {Apr},
	Number = {4},
	Pages = {1145 -1155},
	Rating = {4},
	Title = {{A Low-Voltage Processor for Sensing Applications With Picowatt Standby Mode}},
	Volume = {44},
	Year = {2009},
	Abstract = {Recent progress in ultra-low-power circuit design is creating new opportunities for cubic millimeter computing. Robust low-voltage operation has reduced active mode power consumption considerably, but standby mode power consumption has received relatively little attention from low-voltage designers. In this work, we describe a low-voltage processor called the Phoenix Processor that has been designed at the device, circuit, and architecture levels to minimize standby power. A test chip has been implemented in a carefully selected 0.18 mum process in an area of only 915 times 915 mum2. Measurements show that Phoenix consumes 35.4 pW in standby mode and 226 nW in active mode.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2hhbnNvbjA5Yi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNaGFuc29uMDliLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA72gZMwOOKYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwNyCYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmhhbnNvbjA5Yi5wZGYAAA4AHAANAGgAYQBuAHMAbwBuADAAOQBiAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2hhbnNvbjA5Yi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2009.2014205}}

@inproceedings{jocke09,
	Author = {Jocke, S. C. and Bolus, J. F. and Wooters, S. N. and Jurik, A. D. and Weaver, A. C. and Blalock, T. N. and Calhoun, Benton H.},
	Booktitle = {VLSI Circuits, 2009 Symposium on},
	Date-Added = {2012-06-25 15:43:18 +0800},
	Date-Modified = {2012-09-09 18:25:48 +0800},
	Month = {Jun},
	Pages = {60 -61},
	Title = {{A 2.6-µW sub-threshold mixed-signal ECG SoC}},
	Year = {2009},
	Abstract = {This paper describes a 0.13-µm CMOS sub-threshold (sub-VT) mixed-signal system-on-chip (SoC) that acquires and processes an electrocardiogram (ECG) signal for wireless ECG monitoring. The SoC uses a sub-threshold digital microcontroller (µC) for adaptive control of the sub-VT biased analog components and for processing the ECG data. The µC operates from 0.24 V to 1.2 V and consumes as little as 1.51 pJ per instruction. The SoC consumes only 2.6 µW while providing either heart rate or ECG data.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2pvY2tlMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2pvY2tlMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9myLMDjguAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMDceuAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpqb2NrZTA5LnBkZgAADgAYAAsAagBvAGMAawBlADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9qb2NrZTA5LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@inproceedings{kagawa08,
	Author = {Kagawau, K. and Shishido, S. and Nunoshita, M. and Ohta, Jun},
	Booktitle = {Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International},
	Date-Added = {2012-06-25 11:29:35 +0800},
	Date-Modified = {2012-07-15 22:40:41 +0800},
	Doi = {10.1109/ISSCC.2008.4523053},
	Keywords = {DPR;PWM CMOS imager;SNR;SPR;dynamic pixel readout;in-pixel comparators;pixel array;pulse width modulation;signal-to-noise ratio;static pixel readout;submicron logic circuits;voltage 1.35 V;CMOS image sensors;comparators (circuits);pulse width modulation;readout electronics;},
	Month = {Feb},
	Pages = {54 -595},
	Title = {{A 3.6pW/frame·pixel 1.35V PWM CMOS Imager with Dynamic Pixel Readout and no Static Bias Current}},
	Year = {2008},
	Abstract = {Low-power operation of CMOS imagers using a low voltage (around IV or less) compatible with deep submicron logic circuits enables new imager applications, such as disposable medical cameras and autonomous wireless security cameras on a chip. Pulse width modulation (PWM) is promising for this purpose. A PWM pixel can convert light intensity to a digital pulse width by using an in-pixel comparator with a low power-supply voltage without any degradation of signal-to-noise ratio (SNR). In this paper, we propose and demonstrate a low-power dynamic pixel readout in-pixel comparators(DPR) scheme with CGA PWM pixels based on dynamic operation of in-pixel comparators. DPR requires no static bias current even in the pixel readout. The power dissipation of the pixel array is dramatically reduced by 1 to 2 orders of magnitude compared with using normal static pixel readout (SPR).},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2thZ2F3YTA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxrYWdhd2EwOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADvVSpzA38NQAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzA2LtQAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2FnYXdhMDgucGRmAA4AGgAMAGsAYQBnAGEAdwBhADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rYWdhd2EwOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHU1TRUUvUGFwZXJzL2thZ2F3YTA4LXN1cHAucGRm0gkXGBlXTlMuZGF0YYAGTxEBnAAAAAABnAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1EWthZ2F3YTA4LXN1cHAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9WdzMDfyUAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMDYwUAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA9TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczprYWdhd2EwOC1zdXBwLnBkZgAADgAkABEAawBhAGcAYQB3AGEAMAA4AC0AcwB1AHAAcAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMFVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9rYWdhd2EwOC1zdXBwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCuALMAuwC9Al0CYgJtAnYChAKIAo8CmAKdAqoCrQK/AsICxwAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAALJ},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2008.4523053}}

@inproceedings{hanson09,
	Author = {Hanson, Scott and Sylvester, Dennis},
	Booktitle = {VLSI Circuits, 2009 Symposium on},
	Date-Added = {2012-06-25 11:24:12 +0800},
	Date-Modified = {2012-09-09 18:24:44 +0800},
	Month = {Jun},
	Pages = {176 -177},
	Title = {{A 0.45-0.7V sub-microwatt CMOS image sensor for ultra-low power applications}},
	Year = {2009},
	Abstract = {This work describes a low voltage CMOS image sensor with a pulsewidth modulation read-out that is optimized for ultra-low power wireless applications. A new pixel structure targeted at low voltage operation is implemented in a 128x128 pixel test-chip in a 0.13µm technology. Measurements show that the image sensor is functional over the range Vdd=0.45V-0.7V. At Vdd=0.5V, the image sensor consumes 140nJ/frame at 8.5fps with a signal-to-noise ratio of 23.4dB at saturation.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2hhbnNvbjA5LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxoYW5zb24wOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADvVByzA37PwAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzA2KvwAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aGFuc29uMDkucGRmAA4AGgAMAGgAYQBuAHMAbwBuADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9oYW5zb24wOS5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=}}

@article{yuan09,
	Author = {Yuan, Jie and Chan, Ho Yeung and Fung, Sheung Wai and Liu, Bing},
	Date-Added = {2012-06-25 11:12:38 +0800},
	Date-Modified = {2012-07-15 22:40:32 +0800},
	Doi = {10.1109/JSSC.2009.2027929},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {ADC code;THD CMOS imaging sensor;biomedical applications;column-wise digital circuits;current-mode difference circuits;data acquisition systems;digital calibration;pixel residual analog voltage;self-resetting circuits;signal-to-noise ratio;size 0.35 mum;wide dynamic range;CMOS image sensors;analogue-digital conversion;biomedical communication;data acquisition;},
	Month = {Oct},
	Number = {10},
	Pages = {2834 -2843},
	Title = {{An Activity-Triggered 95.3 dB DR 75.6 dB THD CMOS Imaging Sensor With Digital Calibration}},
	Volume = {44},
	Year = {2009},
	Abstract = {Imaging sensors are being used as data acquisition systems in new biomedical applications. These applications require wide dynamic range (WDR), high linearity and high signal-to-noise ratio (SNR), which cannot be met simultaneously by existing CMOS imaging sensors. This paper introduces a new activity-triggered WDR CMOS imaging sensor with very low distortion. The new WDR pixel includes self-resetting circuits to partially quantize the photocurrent in the pixel. The pixel residual analog voltage is further quantized by a low-resolution column-wise ADC. The ADC code and the partially quantized pixel codes are processed by column-wise digital circuits to form WDR images. Calibration circuits are included in the pixel to improve the pixel linearity by a digital calibration method, which requires low calibration overhead. Current-mode difference circuits are included in the pixel to detect activities within the scene so that the imaging sensor captures high quality images only for scenes with intense activity. A proof-of-concept 32 times 32 imaging sensor is fabricated in a 0.35 mum CMOS process. The fill factor of the new pixel is 27%. Silicon measurements show that the new imaging sensor can achieve 95.3 dB dynamic range with low distortion of -75.6 dB after calibration. The maximum SNR of the sensor is 74.5 dB. The imaging sensor runs at frame rate up to 15 Hz.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL3l1YW4wOS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKeXVhbjA5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA71It8wN+RIAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwNiJIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnl1YW4wOS5wZGYADgAWAAoAeQB1AGEAbgAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMveXVhbjA5LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2009.2027929}}

@article{ituero08,
	Author = {Ituero, P. and Ayala, J.L. and Lopez-Vallejo, M.},
	Date-Added = {2012-06-25 10:56:04 +0800},
	Date-Modified = {2012-07-15 22:40:29 +0800},
	Doi = {10.1109/JSEN.2008.2007692},
	Issn = {1530-437X},
	Journal = {Sensors Journal, IEEE},
	Keywords = {CMOS processes;CMOS smart temperature sensor;VLSI layout;dynamic thermal management;heat density;nanowatt smart temperature sensor;onchip hot spots;onchip temperature;static power dissipation;intelligent sensors;microsensors;temperature sensors;thermal management (packaging);},
	Month = {Dec},
	Number = {12},
	Pages = {2036 -2043},
	Title = {{A Nanowatt Smart Temperature Sensor for Dynamic Thermal Management}},
	Volume = {8},
	Year = {2008},
	Abstract = {The amazing integration densities achieved by current submicron technologies pay the price of increasing static power dissipation with the corresponding rise in heat density. Dynamic thermal management (DTM) techniques provide thermal-efficient solutions to balance or equally distribute possible on-chip hot spots. Accurate sensing of on-chip temperature is required by optimally allocating smart temperature sensors in the silicon. In this paper, we introduce an ultra low-power (1.05 - 65.5 nW at 5 samples/s) tiny (10250 mum2) CMOS smart temperature sensor based on the thermal dependency of the leakage current. The proposed sensor outperforms all previous works, as far as area and power consumption are concerned (more than 85% reduction in both cases), while still meeting the accuracy constraints imposed by target application domains. Furthermore, a specific interface based on the use of a logarithmic counter has been implemented to digitalize the temperature sensing. These facts, in conjunction with the full compatibility of the sensor with standard CMOS processes, allow the easy integration of many of these tiny sensors in any VLSI layout, making them specially suitable for modern DTM implementations.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2l0dWVybzA4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxpdHVlcm8wOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADvTeBzA306gAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzA2EagAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6aXR1ZXJvMDgucGRmAA4AGgAMAGkAdAB1AGUAcgBvADAAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9pdHVlcm8wOC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSEN.2008.2007692}}

@inproceedings{aita09,
	Author = {Aita, A.L. and Pertijs, M. and Makinwa, K. and Huijsing, J.H.},
	Booktitle = {Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International},
	Date-Added = {2012-06-25 10:41:27 +0800},
	Date-Modified = {2012-07-15 22:40:25 +0800},
	Doi = {10.1109/ISSCC.2009.4977448},
	Keywords = {CMOS temperature sensor;batch-calibration;commercial product;current 25 muA;individual trimming reduction;temperature -70 C to 130 C;temperature 55 C to 125 C;voltage 2.5 V to 5.5 V;CMOS integrated circuits;calibration;temperature sensors;},
	Month = {Feb},
	Pages = {342 -343,343a},
	Title = {{A CMOS smart temperature sensor with a batch-calibrated inaccuracy of #x00B1;0.25 #x00B0;C (3 #x03C3;) from #x2212;70 #x00B0;C to 130 #x00B0;C}},
	Year = {2009},
	Abstract = {A major contributor to the total cost of precision CMOS temperature sensors is the cost of trimming and calibration. Significant cost savings can be obtained by batch calibration, but this is usually at the expense of an equally significant loss of accuracy. This paper presents a CMOS temperature sensor with a batch-calibrated inaccuracy of plusmn0.25degC (3sigma) from -70degCto 130degC, which represents a 2times improvement over the state of the art. As in, individual trimming reduces the sensor's inaccuracy to plusmn0.1degC (3sigma) over the military range: -55degC to 125degC. The sensor draws 25muA from a 2.5V to 5.5V supply, which is significantly less than commercial products with comparable accuracy,and 3times less than the sensor reported in .},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2FpdGEwOS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKYWl0YTA5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA70snMwN85EAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwNgxEAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmFpdGEwOS5wZGYADgAWAAoAYQBpAHQAYQAwADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYWl0YTA5LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2FpdGEwOS1zdXBwLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9haXRhMDktc3VwcC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADvTPSzA30EAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzA2DkAAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6YWl0YTA5LXN1cHAucGRmAAAOACAADwBhAGkAdABhADAAOQAtAHMAdQBwAHAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvYWl0YTA5LXN1cHAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.2009.4977448}}

@techreport{OPAMP,
	Author = {any},
	Date-Added = {2012-06-25 10:10:29 +0800},
	Date-Modified = {2012-06-25 10:12:49 +0800},
	Institution = {any},
	Title = {{Operational amplifiers}},
	Year = {any},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QIE1TRUUvTWlzYyBUZWNobmljYWwvY2FydGVyMDEucGRm0gkXGBlXTlMuZGF0YYAGTxEBoAAAAAABoAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADvRoVDGNhcnRlcjAxLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9GgXMDemqAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAA5NaXNjIFRlY2huaWNhbAAQAAgAAMfUl9EAAAARAAgAAMwNeSoAAAABABQDvRoVA7VF8wPCpK0ACEtXAACS8wACAEBNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6TWlzYyBUZWNobmljYWw6Y2FydGVyMDEucGRmAA4AGgAMAGMAYQByAHQAZQByADAAMQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAM1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL01pc2MgVGVjaG5pY2FsL2NhcnRlcjAxLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AsQC2AL4AwAJkAmkCdAJ9AosCjwKWAp8CpAKxArQCxgLJAs4AAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC0A==},
	Bdsk-File-2 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QH01TRUUvTWlzYyBUZWNobmljYWwvcGVhc2UwMi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGcAAAAAAGcAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO9GhULcGVhc2UwMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA70fhcwN6fAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAADk1pc2MgVGVjaG5pY2FsABAACAAAx9SX0QAAABEACAAAzA15cAAAAAEAFAO9GhUDtUXzA8KkrQAIS1cAAJLzAAIAP01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpNaXNjIFRlY2huaWNhbDpwZWFzZTAyLnBkZgAADgAYAAsAcABlAGEAcwBlADAAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL01pc2MgVGVjaG5pY2FsL3BlYXNlMDIucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOALAAtQC9AL8CXwJkAm8CeAKGAooCkQKaAp8CrAKvAsECxALJAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAss=}}

@webpage{ADC,
	Author = {any},
	Date-Added = {2012-06-25 10:07:14 +0800},
	Date-Modified = {2012-06-25 10:10:27 +0800},
	Journal = {any},
	Title = {{Analog to digital converters}},
	Url = {http://www.hardwaresecrets.com/article/317},
	Year = {any},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QH01TRUUvTWlzYyBUZWNobmljYWwvYXVuZXQxMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGcAAAAAAGcAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO9GhULYXVuZXQxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA72PAMwOMBgAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAADk1pc2MgVGVjaG5pY2FsABAACAAAx9SX0QAAABEACAAAzA2/mAAAAAEAFAO9GhUDtUXzA8KkrQAIS1cAAJLzAAIAP01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpNaXNjIFRlY2huaWNhbDphdW5ldDEwLnBkZgAADgAYAAsAYQB1AG4AZQB0ADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAMlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL01pc2MgVGVjaG5pY2FsL2F1bmV0MTAucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOALAAtQC9AL8CXwJkAm8CeAKGAooCkQKaAp8CrAKvAsECxALJAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAss=},
	Bdsk-Url-1 = {http://www.hardwaresecrets.com/article/317},
	Bdsk-Url-2 = {http://en.wikipedia.org/wiki/Analog-to-digital_converter},
	Bdsk-Url-3 = {http://www.opamp-electronics.com/tutorials/digital_theory_ch_013.htm},
	Bdsk-Url-4 = {http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/adc.html}}

@inproceedings{ionescu11,
	Author = {Ionescu, A.M. and De Michielis, L. and Dagtekin, N. and Salvatore, G. and Cao, Ji and Rusu, A. and Bartsch, S.},
	Booktitle = {Electron Devices Meeting (IEDM), 2011 IEEE International},
	Date-Added = {2012-06-25 10:04:40 +0800},
	Date-Modified = {2012-07-15 22:40:22 +0800},
	Doi = {10.1109/IEDM.2011.6131563},
	Issn = {0163-1918},
	Keywords = {analog design;dense arrays;digital design;hybrid nano-electro-mechanical devices;integrated sensor arrays;low power analog-RF;nW time reference IC;negative capacitance FET;resonant body FinFET;subthermal subthreshold swing switches tunnel FET;suspended body double gate carbon nanotube FET;ultra low power integrated circuits;MOSFET;carbon nanotube field effect transistors;low-power electronics;nanoelectromechanical devices;sensor arrays;},
	Month = {Dec},
	Pages = {16.1.1 -16.1.4},
	Title = {{Ultra low power: Emerging devices and their benefits for integrated circuits}},
	Year = {2011},
	Abstract = {In this paper we analyze and discuss the characteristics and expected benefits of some emerging device categories for ultra low power integrated circuits. First, we focus on two categories of sub-thermal subthreshold swing switches Tunnel FETs and Negative Capacitance (NC) FETs and evaluate their potential advantages for digital and analog design, compared to CMOS. Second, we investigate the combined low power and novel integrated functionality in some hybrid Nano-Electro-Mechanical (NEM) devices: the Resonant Body (RB) Fin FET for nW time reference ICs and dense arrays of Suspended Body (SB) Double Gate (DG) Carbon Nanotube (CNT) FET for low power analog/RF and integrated sensor arrays.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL2lvbmVzY3UxMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNaW9uZXNjdTExLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA70WKMwN6EcAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwNd8cAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmlvbmVzY3UxMS5wZGYAAA4AHAANAGkAbwBuAGUAcwBjAHUAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2lvbmVzY3UxMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/IEDM.2011.6131563}}

@article{vittoz94b,
	Author = {Vittoz, Eric A.},
	Date-Added = {2012-06-25 10:01:13 +0800},
	Date-Modified = {2012-12-18 13:41:25 +0800},
	Journal = {Journal of VLSI Signal Processing},
	Month = {Jul},
	Pages = {27-44},
	Title = {{Analog VLSI Signal Processing: Why, Where and How?}},
	Volume = {8},
	Year = {1994},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3ZpdHRvejk0Yi5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNdml0dG96OTRiLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA70TucwN51IAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwNdtIAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZpdHRvejk0Yi5wZGYAAA4AHAANAHYAaQB0AHQAbwB6ADkANABiAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3ZpdHRvejk0Yi5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==}}

@article{markovic04,
	Author = {Marković, Dejan and Stojanovic, V. and Nikolic, Borivoje and Horowitz, Mark A. and Brodersen, Robert W.},
	Date-Added = {2012-06-25 09:59:52 +0800},
	Date-Modified = {2013-02-11 16:55:17 +0800},
	Doi = {10.1109/JSSC.2004.831796},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {64 bit; adders; circuit optimization; circuit topology; delay constraint; digital circuits; energy savings; energy-efficient optimization; energy-performance optimization; leakage currents; microarchitectural optimization; optimal energy balance; optimal energy-delay tradeoffs; parallel architectures; sensitivity-based optimizations; threshold voltage; adders; circuit optimisation; delays; integrated circuit design; logic design; parallel architectures;},
	Month = {Aug},
	Number = {8},
	Pages = {1282 - 1293},
	Title = {{Methods for true energy-performance optimization}},
	Volume = {39},
	Year = {2004},
	Abstract = {This paper presents methods for efficient energy-performance optimization at the circuit and micro-architectural levels. The optimal balance between energy and performance is achieved when the sensitivity of energy to a change in performance is equal for all the design variables. The sensitivity-based optimizations minimize energy subject to a delay constraint. Energy savings of about 65\% can be achieved without delay penalty with equalization of sensitivities to sizing, supply, and threshold voltage in a 64-bit adder, compared to the reference design sized for minimum delay. Circuit optimization is effective only in the region of about ±30\% around the reference delay; outside of this region the optimization becomes too costly either in terms of energy or delay. Using optimal energy-delay tradeoffs from the circuit level and introducing more degrees of freedom, the optimization is hierarchically extended to higher abstraction layers. We focus on the micro-architectural optimization and demonstrate that the scope of energy-efficient optimization can be extended by the choice of circuit topology or the level of parallelism. In a 64-bit ALU example, parallelism of five provides a three-fold performance increase, while requiring the same energy as the reference design. Parallel or time-multiplexed solutions significantly affect the area of their respective designs, so the overall design cost is minimized when optimal energy-area tradeoff is achieved.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL21hcmtvdmljMDQucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1Dm1hcmtvdmljMDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO9EjzMDeaSAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMDXYSAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczptYXJrb3ZpYzA0LnBkZgAOAB4ADgBtAGEAcgBrAG8AdgBpAGMAMAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL21hcmtvdmljMDQucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.2004.831796}}

@article{romer04,
	Author = {Römer, K. and Mattern, F.},
	Date-Added = {2012-06-23 21:03:26 +0800},
	Date-Modified = {2012-09-14 23:00:29 +0800},
	Doi = {10.1109/MWC.2004.1368897},
	Issn = {1536-1284},
	Journal = {Wireless Communications, IEEE},
	Keywords = {application domain expert; hardware designer; multidisciplinary research area; network space design; software developer; software support; wireless sensor network; design; wireless sensor networks;},
	Month = {Dec},
	Number = {6},
	Pages = {54 - 61},
	Rating = {2},
	Read = {1},
	Title = {{The design space of wireless sensor networks}},
	Volume = {11},
	Year = {2004},
	Abstract = {In the recent past, wireless sensor networks have found their way into a wide variety of applications and systems with vastly varying requirements and characteristics. As a consequence, it is becoming increasingly difficult to discuss typical requirements regarding hardware issues and software support. This is particularly problematic in a multidisciplinary research area such as wireless sensor networks, where close collaboration between users, application domain experts, hardware designers, and software developers is needed to implement efficient systems. In this article we discuss the consequences of this fact with regard to the design space of wireless sensor networks by considering its various dimensions. We justify our view by demonstrating that specific existing applications occupy different points in the design space.},
	Annote = {Design space dimensions:
1. Deployment
2. Mobility
3. Cost, size, resources, energy
4. Heterogeneity
5. Communication modality
6. Infrastructure
7. Network topology
8. Coverage
9. Connectivity
10. Network size
11. Lifetime
12. QoS requirements

Applications
 1. bird observation
 2. ZebraNet
 3. glacier monitoring
 4. cattle herding
 5. bathymetry
 6. ocean water
 7. grape monitoring
 8. cold chain management
 9. avalanche rescue
10. vital signs
11. power monitoring
12. parts assembly
13. military tracking
14. self-healing mine field
15. sniper localization},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3JvbWVyMDQucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3JvbWVyMDQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO/DxzMC9+qUERGIAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMC28qAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpyb21lcjA0LnBkZgAADgAYAAsAcgBvAG0AZQByADAANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9yb21lcjA0LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/MWC.2004.1368897}}

@article{warneke01,
	Author = {Warneke, B. and Last, M. and Liebowitz, B. and Pister, K.S.J.},
	Date-Added = {2012-06-23 21:01:53 +0800},
	Date-Modified = {2012-07-15 22:40:14 +0800},
	Doi = {10.1109/2.895117},
	Issn = {0018-9162},
	Journal = {Computer},
	Keywords = {Smart Dust project;autonomous sensing computing and communication system;connectivity;cubic millimeter mote;cubic-millimeter computer;discrete size;integrated massively distributed sensor networks;low cost;microfabrication technology limitations;small particle;speck;computer architecture;distributed sensors;microassembling;semiconductor technology;},
	Month = {Jan},
	Number = {1},
	Pages = {44 -51},
	Title = {{Smart Dust: communicating with a cubic-millimeter computer}},
	Volume = {34},
	Year = {2001},
	Abstract = {The Smart Dust project is probing microfabrication technology's limitations to determine whether an autonomous sensing, computing, and communication system can be packed into a cubic millimeter mote (a small particle or speck) to form the basis of integrated, massively distributed sensor networks. Although we've chosen a somewhat arbitrary size for our sensor systems, exploring microfabrication technology's limitations is our fundamental goal. Because of its discrete size, substantial functionality, connectivity, and anticipated low cost, Smart Dust will facilitate innovative methods of interacting with the environment, providing more information from more places less intrusively},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3dhcm5la2UwMS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNd2FybmVrZTAxLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7ksNcwL30wAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwLbswAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOndhcm5la2UwMS5wZGYAAA4AHAANAHcAYQByAG4AZQBrAGUAMAAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3dhcm5la2UwMS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/2.895117}}

@inproceedings{asada98,
	Author = {Asada, G. and Dong, M. and Lin, T.S. and Newberg, F. and Pottie, G. and Kaiser, W.J. and Marcy, H.O.},
	Booktitle = {Solid-State Circuits Conference, 1998. ESSCIRC '98. Proceedings of the 24th European},
	Date-Added = {2012-06-23 21:01:11 +0800},
	Date-Modified = {2012-07-15 22:40:11 +0800},
	Doi = {10.1109/ESSCIR.1998.186200},
	Month = {Sep},
	Pages = {9 - 16},
	Title = {{Wireless integrated network sensors: Low power systems on a chip}},
	Year = {1998},
	Abstract = { Wireless Integrated Network Sensors (WINS) now provide a new monitoring and control capability for transportation, manufacturing, health care, environmental monitoring, and safety and security. WINS combine sensing, signal processing, decision capability, and wireless networking capability in a compact, low power system. WINS systems combine microsensor technology with low power sensor interface, signal processing, and RF communication circuits. The need for low cost presents engineering challenges for implementation of these systems in conventional digital CMOS technology. This paper describes micropower data converter, digital signal processing systems, and weak inversion CMOS RF circuits. The digital signal processing system relies on a continuously operating spectrum analyzer. Finally, the weak inversion CMOS RF systems are designed to exploit the properties of high-Q inductors to enable low power operation. This paper reviews system architecture and low power circuits for WINS.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2FzYWRhOTgucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2FzYWRhOTgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO5K+nMC98oAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMC26oAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczphc2FkYTk4LnBkZgAADgAYAAsAYQBzAGEAZABhADkAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9hc2FkYTk4LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESSCIR.1998.186200}}

@inproceedings{pottie98,
	Author = {Pottie, G.J.},
	Booktitle = {Information Theory Workshop, 1998},
	Date-Added = {2012-06-23 20:59:23 +0800},
	Date-Modified = {2013-01-25 08:42:56 +0800},
	Doi = {10.1109/ITW.1998.706478},
	Keywords = {CMOS signal processing;actuation;beamforming;commercial IC fabrication technology;communication networks;computer networks;distributed sensor network;integrated circuit package;location determination;low data rate link;medical diagnosis;medical monitoring;message passing;planetary exploration;process control;security;synchronous multi-hop network;system design;wireless integrated network sensor;wireless sensor networks;wireless transceivers;CMOS digital integrated circuits;computer networks;data communication;digital signal processing chips;electric sensing devices;radio links;radio networks;transceivers;},
	Month = {Jun},
	Pages = {139 -140},
	Printed = {0},
	Title = {{Wireless sensor networks}},
	Year = {1998},
	Abstract = {Advances in commercial IC fabrication technology have made possible the integration of wireless transceivers, CMOS signal processing, and sensing in one integrated circuit package. Combination with actuation is also possible. This amounts to a low-cost means to link communications and computer networks to the physical world, and may have profound consequences in such diverse areas as security, process control, planetary exploration, and medical monitoring and diagnosis. We outline the system design issues for a distributed sensor network, in which each node has a limited energy supply and relatively low data rate link. The nodes must establish a synchronous multi-hop network, determine locations, and cooperate for such purposes as beamforming and passing messages to the outside world},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3BvdHRpZTk4LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxwb3R0aWU5OC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADuStozAve8gAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzAtucgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6cG90dGllOTgucGRmAA4AGgAMAHAAbwB0AHQAaQBlADkAOAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9wb3R0aWU5OC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ITW.1998.706478}}

@article{chen10,
	Author = {Chen, G. and Hanson, S. and Blaauw, David and Sylvester, Dennis},
	Date-Added = {2012-06-23 20:58:23 +0800},
	Date-Modified = {2013-01-25 08:44:23 +0800},
	Doi = {10.1109/JPROC.2010.2053333},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {circuit design;millimeter-scale wireless sensors;miniature wireless sensors;ubiquitous sensing;wireless sensing applications;MIMIC;integrated circuit design;wireless sensor networks;},
	Month = {Nov},
	Number = {11},
	Pages = {1808--1827},
	Printed = {1},
	Title = {{Circuit Design Advances for Wireless Sensing Applications}},
	Volume = {98},
	Year = {2010},
	Abstract = {Miniature wireless sensors with long lifetimes enable new applications for medical diagnosis, infrastructure monitoring, military surveillance, and environmental sensing among many other applications in a growing field. Sensor miniaturization leads to decreased on-sensor energy capacity, and lifetime requirements further constrain the sensor's power budget. To enable millimeter-scale wireless sensors with lifetimes of months to years, a new class of low-power circuit techniques is required. Wireless sensors collect and digitize environmental data before processing and transmitting the data wirelessly to base stations or other sensor nodes. Recent low-power advances for each of these functions shed light on how ubiquitous sensing can become a reality.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2NoZW4xMC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKY2hlbjEwLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABK76acwL3pRQREYgAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwLbhQAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmNoZW4xMC5wZGYADgAWAAoAYwBoAGUAbgAxADAALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvY2hlbjEwLnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2010.2053333}}

@electronic{taranovich12-mag,
	Author = {Taranovich, Steve},
	Date-Added = {2012-06-21 22:20:25 +0800},
	Date-Modified = {2012-06-21 22:38:35 +0800},
	Lastchecked = {June 21, 2012},
	Month = {Jun},
	Title = {{Analog: back to the future, part one}},
	Url = {http://edn.com/design/analog/4374684/Analog--back-to-the-future--part-one},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QI01TRUUvTWFnYXppbmVzL3RhcmFub3ZpY2gxMi1tYWcucGRm0gkXGBlXTlMuZGF0YYAGTxEBsgAAAAABsgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtX2VFHRhcmFub3ZpY2gxMi1tYWcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAOyYdLL/8z3AAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAlNYWdhemluZXMAABAACAAAx9SX0QAAABEACAAAy/9cdwAAAAEAFAO1fZUDtUXzA8KkrQAIS1cAAJLzAAIAQ01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpNYWdhemluZXM6dGFyYW5vdmljaDEyLW1hZy5wZGYAAA4AKgAUAHQAYQByAGEAbgBvAHYAaQBjAGgAMQAyAC0AbQBhAGcALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADZVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9NYWdhemluZXMvdGFyYW5vdmljaDEyLW1hZy5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AtAC5AMEAwwJ5An4CiQKSAqACpAKrArQCuQLGAskC2wLeAuMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAAC5Q==},
	Bdsk-Url-1 = {http://edn.com/design/analog/4374684/Analog--back-to-the-future--part-one}}

@article{meindl00,
	Author = {Meindl, James D. and Davis, Jeffrey A.},
	Date-Added = {2012-06-21 22:16:29 +0800},
	Date-Modified = {2013-01-25 08:27:49 +0800},
	Doi = {10.1109/4.871332},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS inverter circuit;binary switching energy;ideal MOSFET;noisy communication channel;physical models;signal discrimination;signal energy transfer;terascale integration;CMOS logic circuits;ULSI;integrated circuit modelling;logic gates;},
	Month = {Oct},
	Number = {10},
	Pages = {1515 -1516},
	Printed = {1},
	Rating = {3},
	Read = {1},
	Title = {{The fundamental limit on binary switching energy for terascale integration (TSI)}},
	Volume = {35},
	Year = {2000},
	Abstract = {The fundamental limit on signal energy transfer during a binary switching transition is Es(min)=(ln2)kT. Derivation of precisely this result based on two entirely distinct physical models confirms its validity. The first model is an ideal MOSFET operating in a CMOS inverter circuit at the limit of its capacity for binary signal discrimination. The second is an isolated interconnect treated as a noisy communication channel. Both models are relevant to modern terascale integration},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL21laW5kbDAwLnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxtZWluZGwwMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADsxOqzAY0XAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzAXD3AAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6bWVpbmRsMDAucGRmAA4AGgAMAG0AZQBpAG4AZABsADAAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9tZWluZGwwMC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.871332}}

@inproceedings{hahm96,
	Author = {Hahm, M.D. and Friedman, E.G. and Titlebaum, E.L.},
	Booktitle = {Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on},
	Date-Added = {2012-06-21 22:09:03 +0800},
	Date-Modified = {2013-01-25 08:35:16 +0800},
	Doi = {10.1109/ISCAS.1996.541956},
	Keywords = {analog circuit;correlator block;digital circuit;low-power programmable parallel matched filter;multidimensional design;power efficiency;spread-spectrum communication system;digital filters;matched filters;programmable filters;},
	Month = {May},
	Pages = {280 -283 vol.4},
	Printed = {1},
	Rating = {3},
	Read = {1},
	Title = {{Analog vs. digital: a comparison of circuit implementations for low-power matched filters}},
	Volume = {4},
	Year = {1996},
	Abstract = {The matched filter or correlator block of a spread-spectrum communication system occupies a place in the receiver that just follows the analog RF-to-baseband or RF-to-IF downconversion circuitry and just precedes the digital data-decoding circuitry. A matched filter may, therefore, be implemented via either digital or analog circuit techniques. This paper analyzes and compares a digital and an analog implementation of a programmable parallel matched filter using power efficiency-as a function of signal integrity, filter size, operating frequency, and technology scaling-as the primary metric of comparison. A methodology is presented and results are given that indicate wherein the multidimensional design space the digital circuit is more power-efficient than the analog one, and vice versa},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QFk1TRUUvUGFwZXJzL2hhaG05Ni5wZGbSCRcYGVdOUy5kYXRhgAZPEQGAAAAAAAGAAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUKaGFobTk2LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7MTfcwGNFIAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwFw9IAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADZNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOmhhaG05Ni5wZGYADgAWAAoAaABhAGgAbQA5ADYALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAClVc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvaGFobTk2LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ApwCsALQAtgI6Aj8CSgJTAmECZQJsAnUCegKHAooCnAKfAqQAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACpg==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.1996.541956}}

@inproceedings{tuckwell07,
	Author = {Tuckwell, M. and Papavassiliou, C.},
	Booktitle = {Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
	Date-Added = {2012-06-21 22:06:30 +0800},
	Date-Modified = {2013-01-25 08:44:01 +0800},
	Doi = {10.1109/ISCAS.2007.378756},
	Keywords = {bound information;information processing;kTln(2);low noise amplifier;physical energy;thermodynamics theory;low noise amplifiers;thermodynamics;},
	Month = {May},
	Pages = {2810 -2813},
	Printed = {1},
	Title = {{Exploration of energy requirements at the output of an LNA from a thermodynamic perspective}},
	Year = {2007},
	Abstract = {The fundamental energy per bit of information created, kTln(2), is given by the theory of thermodynamics. This paper investigates how this limit compares with the energy requirements of an amplifier. The link between bound information and physical energy is shown and a proposal of how information processing occurs in an LNA is made. Current LNA implementations require seven orders of magnitude greater than this limit. This is due to the energy which is required in order to represent the signal at the output of the amplifier to a given resolution and accuracy.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL3R1Y2t3ZWxsMDcucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DnR1Y2t3ZWxsMDcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAOzFUnMBjTwAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMBcRwAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp0dWNrd2VsbDA3LnBkZgAOAB4ADgB0AHUAYwBrAHcAZQBsAGwAMAA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3R1Y2t3ZWxsMDcucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2007.378756}}

@inproceedings{vittoz94,
	Author = {Vittoz, Eric A.},
	Booktitle = {Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International},
	Date-Added = {2012-06-21 22:03:21 +0800},
	Date-Modified = {2013-01-25 08:25:40 +0800},
	Doi = {10.1109/ISSCC.1994.344744},
	Keywords = {VLSI-based electronic systems; computer products; dynamic range; heat removal; low-power design; portability; power consumption; power supplies; speed; telecommunication products; VLSI; integrated circuit technology; network synthesis;},
	Month = {Feb},
	Pages = {14 -18},
	Printed = {1},
	Rating = {2},
	Read = {1},
	Title = {{Low-power design: ways to approach the limits}},
	Year = {1994},
	Abstract = {For the vast majority of VLSI-based electronic systems, including most of the computer and telecommunication products, low power consumption has been close to last in the list of specifications. Technology improvements and design cleverness have been devoted mostly to reaching higher speed and higher precision. In recent years, there has been a sudden change driven mainly by an urgent need for portability, but also by concerns about the growing relative cost of power supplies and of heat removal systems, and even about limits of power available from the local network. It has now become necessary to build new products with at least the same performance in speed and dynamic range, but with stringent requirements on low power. This raises questions about the limits and how they can be approached},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL3ZpdHRvejk0LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQx2aXR0b3o5NC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD23yRzAYztlBERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzAXDNgAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6dml0dG96OTQucGRmAA4AGgAMAHYAaQB0AHQAbwB6ADkANAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy92aXR0b3o5NC5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISSCC.1994.344744}}

@article{vanderwagt04,
	Author = {van der Wagt, J.P.A. and Chu, G.G. and Conrad, C.L.},
	Date-Added = {2012-06-21 21:57:19 +0800},
	Date-Modified = {2012-07-15 22:37:58 +0800},
	Doi = {10.1109/TCSI.2003.821303},
	Issn = {1549-8328},
	Journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	Keywords = {ADC; DAC; automated test; integrated circuit layout; layout artifact; layout structure; many integrated resistors matching; mirrored shuffle layout pattern; monolithic integration; passive circuits; precision analog circuits; systematic resistor gradient variations; wafer maps; VLSI; analogue integrated circuits; analogue-digital conversion; digital-analogue conversion; integrated circuit layout; measurement errors; resistors;},
	Month = {Jan},
	Number = {1},
	Pages = {186 - 190},
	Title = {{A layout structure for matching many integrated resistors}},
	Volume = {51},
	Year = {2004},
	Abstract = {A proposed mirrored shuffle layout pattern cancels systematic resistor gradient variations up to second order and allows monolithic integration of hundreds of matched resistors for precision analog circuits. A test circuit uses 15 000 subresistors and three levels of interconnect to form 150 main resistors in a 2.85 times;0.83 mm2 area. It demonstrates better than 11-b matching. The dominant remaining error is related to a layout artifact external to the core resistor array, and after separation the resistor array itself achieves over 13-b matching. Wafer maps show significant first- and second-order resistor value gradients that are cancelled to within the measurement error.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QHE1TRUUvUGFwZXJzL3ZhbmRlcndhZ3QwNC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGYAAAAAAGYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUQdmFuZGVyd2FndDA0LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7VfPswJSYAAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwI2QAAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADxNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnZhbmRlcndhZ3QwNC5wZGYADgAiABAAdgBhAG4AZABlAHIAdwBhAGcAdAAwADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC9Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvdmFuZGVyd2FndDA0LnBkZgAAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4ArQCyALoAvAJYAl0CaAJxAn8CgwKKApMCmAKlAqgCugK9AsIAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACxA==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSI.2003.821303}}

@inproceedings{pelgrom98,
	Author = {Pelgrom, M.J.M. and Tuinhout, H.P. and Vertregt, M.},
	Booktitle = {Electron Devices Meeting, 1998. IEDM '98 Technical Digest., International},
	Date-Added = {2012-06-21 21:52:15 +0800},
	Date-Modified = {2012-09-15 00:36:20 +0800},
	Doi = {10.1109/IEDM.1998.746503},
	Keywords = {CAD;CMOS analog circuit;MOSFET mismatch;design;transistor matching;CMOS analogue integrated circuits;MOSFET;circuit CAD;integrated circuit design;},
	Month = {Dec},
	Pages = {915-918},
	Title = {{Transistor matching in analog CMOS applications}},
	Year = {1998},
	Abstract = {This paper gives an overview of MOSFET mismatch effects that form a performance/yield limitation for many designs. After a general description of (mis)matching, a comparison over past and future process generations is presented. The application of the matching model in CAD and analog circuit design is discussed. Mismatch effects gain importance as critical dimensions and CMOS power supply voltages decrease},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3BlbGdyb205OC5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNcGVsZ3JvbTk4LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7VfE8wJSV4AAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwI2N4AAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnBlbGdyb205OC5wZGYAAA4AHAANAHAAZQBsAGcAcgBvAG0AOQA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3BlbGdyb205OC5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/IEDM.1998.746503}}

@article{pelgrom89,
	Author = {Pelgrom, M.J.M. and Duinmaijer, A.C.J. and Welbers, A.P.G.},
	Date-Added = {2012-06-21 21:50:33 +0800},
	Date-Modified = {2012-09-15 00:36:15 +0800},
	Doi = {10.1109/JSSC.1989.572629},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {MOS transistors; current factor; long-distance matching; matching properties; model; rotation of devices; substrate factor; threshold voltage; transistor area; transistor orientation; transistor separation; MOS integrated circuits; insulated gate field effect transistors; semiconductor device models;},
	Month = {Oct},
	Number = {5},
	Pages = {1433-1439},
	Title = {{Matching properties of MOS transistors}},
	Volume = {24},
	Year = {1989},
	Abstract = { The matching properties of the threshold voltage, substrate factor, and current factor of MOS transistors have been analyzed and measured. Improvements to the existing theory are given, as well as extensions for long-distance matching and rotation of devices. Matching parameters of several processes are compared. The matching results have been verified by measurements and calculations on several basic circuits.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGU1TRUUvUGFwZXJzL3BlbGdyb204OS5wZGbSCRcYGVdOUy5kYXRhgAZPEQGMAAAAAAGMAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADH1QhRSCsAAAO1RjUNcGVsZ3JvbTg5LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7Vd48wJSRYAAAAAAAAAAAABAAQAAAkgAAAAAAAAAAAAAAAAAAAABlBhcGVycwAQAAgAAMfUl9EAAAARAAgAAMwI2JYAAAABABQDtUY1A7VF8wPCpK0ACEtXAACS8wACADlNYWNpbnRvc2ggSEQ6VXNlcnM6S2l0OmVlZW1pY3JvOk1TRUU6UGFwZXJzOnBlbGdyb204OS5wZGYAAA4AHAANAHAAZQBsAGcAcgBvAG0AOAA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAsVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL3BlbGdyb204OS5wZGYAEwABLwAAFQACAAr//wAA0hscHR5aJGNsYXNzbmFtZVgkY2xhc3Nlc11OU011dGFibGVEYXRhox0fIFZOU0RhdGFYTlNPYmplY3TSGxwiI1xOU0RpY3Rpb25hcnmiIiBfEA9OU0tleWVkQXJjaGl2ZXLRJidUcm9vdIABAAgAEQAaACMALQAyADcAQABGAE0AVABcAGcAaQBsAG4AcABzAHUAdwCEAI4AqgCvALcAuQJJAk4CWQJiAnACdAJ7AoQCiQKWApkCqwKuArMAAAAAAAACAQAAAAAAAAAoAAAAAAAAAAAAAAAAAAACtQ==},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JSSC.1989.572629}}

@inproceedings{kinget96,
	Author = {Kinget, Peter R. and Steyaert, M.},
	Booktitle = {Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996},
	Date-Added = {2012-06-21 21:49:56 +0800},
	Date-Modified = {2012-12-04 19:48:11 +0800},
	Doi = {10.1109/CICC.1996.510569},
	Keywords = {analog CMOS circuits;matching quality;minimal power consumption;power consumption;speed-accuracy-power trade-off;technological constants;transistor mismatch;CMOS analogue integrated circuits;MOSFET;VLSI;impedance matching;integrated circuit design;integrated circuit modelling;},
	Month = {May},
	Pages = {333 -336},
	Rating = {3},
	Read = {1},
	Title = {{Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits}},
	Year = {1996},
	Abstract = {The influence of transistor mismatch on the trade-off between speed, accuracy and power consumption of basic building blocks and analog systems is investigated. The ratio (Speed Accuracy2)/Power for a circuit or system in CMOS is shown to be only dependent on technological constants which express the matching quality of the technology. Moreover, the minimal power consumption of high speed analog systems in CMOS imposed by transistor mismatch is two orders higher than the limit imposed by thermal noise},
	Annote = {cutoff frequency
transition frequency
unity gain bandwidth},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGE1TRUUvUGFwZXJzL2tpbmdldDk2LnBkZtIJFxgZV05TLmRhdGGABk8RAYgAAAAAAYgAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQxraW5nZXQ5Ni5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAENW/czAlIa1BERiAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAzAjX6wAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAOE1hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6a2luZ2V0OTYucGRmAA4AGgAMAGsAaQBuAGcAZQB0ADkANgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAK1VzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9raW5nZXQ5Ni5wZGYAABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKkArgC2ALgCRAJJAlQCXQJrAm8CdgJ/AoQCkQKUAqYCqQKuAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAArA=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/CICC.1996.510569}}

@article{zhang12,
	Author = {Zhang, X. and Ni, B. and Mukhopadhyay, I. and Apsel, A. B.},
	Date-Added = {2012-06-21 21:45:43 +0800},
	Date-Modified = {2012-09-09 18:22:57 +0800},
	Doi = {10.1109/TCSII.2012.2195057},
	Issn = {1549-7747},
	Journal = {Circuits and Systems II: Express Briefs, IEEE Transactions on},
	Month = {Jun},
	Number = {6},
	Pages = {346 -350},
	Title = {{Improving Absolute Accuracy of Integrated Resistors With Device Diversification}},
	Volume = {59},
	Year = {2012},
	Abstract = {This brief employs an unorthodox optimization approach inspired by portfolio diversification to improve the absolute accuracy of integrated resistors. The similarity between minimizing resistor variation and maximizing expected returns--a classic problem investigated in modern portfolio theory--allows us to exploit the idea of diversification. We analytically demonstrate that a weighted combination of different types of resistors can form an optimal composite resistor that exhibits less variation than the fabrication tolerance of its constituent resistors. The proposed technique is validated by both the simulations in 250-, 180-, 130-, 90-, and 65-nm CMOS technology and the measurements in Taiwan Semiconductor Manufacturing Company 65-nm CMOS process. Data obtained from 80 test chips fabricated in two wafer runs show 60% lower resistor variation and $2times$ improved accuracy, compared with the baseline single resistor of the same value and area. This method can simultaneously compensate for the temperature variation of integrated resistors as well.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL3poYW5nMTIucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C3poYW5nMTIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO1UjTMCUYWAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMCNWWAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczp6aGFuZzEyLnBkZgAADgAYAAsAegBoAGEAbgBnADEAMgAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy96aGFuZzEyLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCSII.2012.2195057}}

@inproceedings{lipka10,
	Author = {Lipka, B. and Zhang, Yakun and Kleine, U.},
	Booktitle = {Mixed Design of Integrated Circuits and Systems (MIXDES), 2010 Proceedings of the 17th International Conference},
	Date-Added = {2012-06-21 21:40:24 +0800},
	Date-Modified = {2012-07-15 22:37:38 +0800},
	Keywords = {MOGLAN library;integrated matched resistors;machine-aided layout construction;matched capacitor field;module generator;precision resistor;spiral symmetric inductor;capacitors;inductors;resistors;},
	Month = {Jun},
	Pages = {251 -254},
	Title = {{Design of integrated matched resistors, capacitors and inductors}},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xpcGthMTAucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xpcGthMTAucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO1UbbMCUYDAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMCNWDAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsaXBrYTEwLnBkZgAADgAYAAsAbABpAHAAawBhADEAMAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9saXBrYTEwLnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr}}

@article{aparicio02,
	Author = {Aparicio, Roberto and Hajimiri, Ali},
	Date-Added = {2012-06-21 21:39:41 +0800},
	Date-Modified = {2012-09-15 00:41:48 +0800},
	Doi = {10.1109/4.987091},
	Issn = {0018-9200},
	Journal = {Solid-State Circuits, IEEE Journal of},
	Keywords = {CMOS compatible;capacitance density;capacity limits;combined lateral/vertical field components;integrated capacitors;lateral flux;lateral-field efficiencies;matching properties;quality factors;quasifractal capacitors;self-resonance frequencies;tolerances;CMOS integrated circuits;Q-factor;capacitance;capacitors;integrated circuit measurement;},
	Month = {Mar},
	Number = {3},
	Pages = {384 -393},
	Title = {{Capacity limits and matching properties of integrated capacitors}},
	Volume = {37},
	Year = {2002},
	Abstract = {Theoretical limits for the capacitance density of integrated capacitors with combined lateral and vertical field components are derived. These limits are used to investigate the efficiency of various capacitive structures such as lateral flux and quasifractal capacitors. This study leads to two new capacitor structures with high lateral-field efficiencies. These new capacitors demonstrate larger capacities, superior matching properties, tighter tolerances, and higher self-resonance frequencies than the standard horizontal parallel plate and previously reported lateral-field capacitors, while maintaining comparable quality factors. These superior qualities are verified by simulation and experimental results},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QGk1TRUUvUGFwZXJzL2FwYXJpY2lvMDIucGRm0gkXGBlXTlMuZGF0YYAGTxEBkAAAAAABkAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1DmFwYXJpY2lvMDIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAO1UrDMCUYuAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADMCNWuAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA6TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczphcGFyaWNpbzAyLnBkZgAOAB4ADgBhAHAAYQByAGkAYwBpAG8AMAAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAtVXNlcnMvS2l0L2VlZW1pY3JvL01TRUUvUGFwZXJzL2FwYXJpY2lvMDIucGRmAAATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCrALAAuAC6Ak4CUwJeAmcCdQJ5AoACiQKOApsCngKwArMCuAAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAK6},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/4.987091}}

@inproceedings{dautriche11,
	Author = {Dautriche, P.},
	Booktitle = {Solid-State Device Research Conference (ESSDERC), 2011 Proceedings of the European},
	Date-Added = {2012-06-21 21:37:08 +0800},
	Date-Modified = {2012-07-15 22:37:29 +0800},
	Doi = {10.1109/ESSDERC.2011.6044243},
	Issn = {1930-8876},
	Keywords = {CMOS technology;SoC;analog design challenge;design architecture;digitally boosted analog function;embedded power management;giga sample;high performances PLL;high speed serial link;multimedia application processor;nanometer MOS device;size 20 nm;size 28 nm;CMOS analogue integrated circuits;embedded systems;multimedia computing;nanotechnology;phase locked loops;system-on-chip;},
	Month = {Sep},
	Pages = {1 -4},
	Title = {{Analog design trends and challenges in 28 and 20nm CMOS technology}},
	Year = {2011},
	Abstract = {Market trends for Multimedia Application Processor go on pushing CMOS technology in nanometer range. This puts analog design community in a strange paradox with simultaneously big challenges and tremendous opportunities. Analog is more than ever a key ingredient of advanced SoC with high performances PLL, giga samples high speed serial links and embedded power management. Challenge appears while achieving very high level of analog performances in a non analog-optimized and moving environment, inducing design architecture change and development of new design methodology. Opportunities come when analyzing nanometer MOS device performances which are going beyond analog designer dreams. These tremendous performances open the door for new sets of applications such as embedded mmW, digitally boosted analog functions with new market opportunities. The talk will highlight this new analog era coming with nanometer technologies.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QG01TRUUvUGFwZXJzL2RhdXRyaWNoZTExLnBkZtIJFxgZV05TLmRhdGGABk8RAZQAAAAAAZQAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMfVCFFIKwAAA7VGNQ9kYXV0cmljaGUxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADsoCby//YVAAAAAAAAAAAAAEABAAACSAAAAAAAAAAAAAAAAAAAAAGUGFwZXJzABAACAAAx9SX0QAAABEACAAAy/9n1AAAAAEAFAO1RjUDtUXzA8KkrQAIS1cAAJLzAAIAO01hY2ludG9zaCBIRDpVc2VyczpLaXQ6ZWVlbWljcm86TVNFRTpQYXBlcnM6ZGF1dHJpY2hlMTEucGRmAAAOACAADwBkAGEAdQB0AHIAaQBjAGgAZQAxADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAC5Vc2Vycy9LaXQvZWVlbWljcm8vTVNFRS9QYXBlcnMvZGF1dHJpY2hlMTEucGRmABMAAS8AABUAAgAK//8AANIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFQAXABnAGkAbABuAHAAcwB1AHcAhACOAKwAsQC5ALsCUwJYAmMCbAJ6An4ChQKOApMCoAKjArUCuAK9AAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAr8=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESSDERC.2011.6044243}}

@article{lewyn09,
	Author = {Lewyn, Lanny L. and Ytterdal, Trond and Wulff, Carsten and Martin, Kenneth},
	Date-Added = {2012-06-21 21:32:29 +0800},
	Date-Modified = {2012-12-09 11:29:36 +0800},
	Doi = {10.1109/JPROC.2009.2024663},
	Issn = {0018-9219},
	Journal = {Proceedings of the IEEE},
	Keywords = {analog CMOS design;analog circuit design;analog-to-digital converters;cascode circuit;chip power dissipation;complementary metal-oxide-semiconductor technologies;electromigration effects;foundry-specified drain-source voltage limits;hot carrier injection;leakage effects;lithographic effects;long-distance matching effects;mobility effects;nanoscale CMOS technologies;time-dependent dielectric breakdown effects;CMOS analogue integrated circuits;analogue-digital conversion;electric breakdown;electromigration;semiconductor device reliability;},
	Month = {Oct},
	Number = {10},
	Pages = {1687 -1714},
	Title = {{Analog Circuit Design in Nanoscale CMOS Technologies}},
	Volume = {97},
	Year = {2009},
	Abstract = {As complementary metal-oxide-semiconductor (CMOS) technologies are scaled down into the nanometer range, a number of major nonidealities must be addressed and overcome to achieve a successful analog and physical circuit design. The nature of these nonidealities has been well reported in the technical literature. They include hot carrier injection and time-dependent dielectric breakdown effects limiting supply voltage, stress and lithographic effects limiting matching accuracy, electromigration effects limiting conductor lifetime, leakage and mobility effects limiting device performance, and chip power dissipation limits driving individual circuits to be more energy-efficient. The lack of analog design and simulation tools available to address these problems has become the focus of a significant effort with the electronic design automation industry. Postlayout simulation tools are not useful during the design phase, while technology computer-aided design physical simulation tools are slow and not in common use by analog circuit designers. In the nanoscale era of analog CMOS design, an understanding of the physical factors affecting circuit reliability and performance, as well as methods of mitigating or overcoming them, is becoming increasingly important. The first part of the paper presents factors affecting device matching, including those relating to single devices as well as local and long-distance matching effects. Several reliability effects are discussed, including physical design limitations projected for future downscaling. In some cases, it may be helpful to exceed foundry-specified drain-source voltage limits by a few hundred millivolts. Models are presented for achieving this, which include the dependence on the shape of the output waveform. The condition Vsb gt; 0 is required for cascode circuit configurations. The role of other terminal voltages is discussed, as Vsb gt; 0 increases both hot and cold carrier damage effects in highly sca- led devices. The second part of the paper focuses on trends in device characteristics and how they influence the design of nanoscale analog CMOS circuits. A number of circuit design techniques employed to address the major nonidealities of nanoscale CMOS technologies are discussed. Examples include techniques for establishing on-chip accurate and temperature-insensitive bias currents, digital calibration of analog circuits, and the design of regulator and high-voltage circuits. Achieving high energy efficiency in ICs capable of accommodating 109 devices is becoming critically important. This paper also presents a survey of the evolution of figure of merit for analog-to-digital converters.},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDRBWJGNsYXNzV05TLmtleXNaTlMub2JqZWN0c4AHog4PgAKAA6IREoAEgAVccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QF01TRUUvUGFwZXJzL2xld3luMDkucGRm0gkXGBlXTlMuZGF0YYAGTxEBhAAAAAABhAACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAx9UIUUgrAAADtUY1C2xld3luMDkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAOygDTL/9ghAAAAAAAAAAAAAQAEAAAJIAAAAAAAAAAAAAAAAAAAAAZQYXBlcnMAEAAIAADH1JfRAAAAEQAIAADL/2ehAAAAAQAUA7VGNQO1RfMDwqStAAhLVwAAkvMAAgA3TWFjaW50b3NoIEhEOlVzZXJzOktpdDplZWVtaWNybzpNU0VFOlBhcGVyczpsZXd5bjA5LnBkZgAADgAYAAsAbABlAHcAeQBuADAAOQAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAKlVzZXJzL0tpdC9lZWVtaWNyby9NU0VFL1BhcGVycy9sZXd5bjA5LnBkZgATAAEvAAAVAAIACv//AADSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBUAFwAZwBpAGwAbgBwAHMAdQB3AIQAjgCoAK0AtQC3Aj8CRAJPAlgCZgJqAnECegJ/AowCjwKhAqQCqQAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKr},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/JPROC.2009.2024663}}

@comment{BibDesk Static Groups{
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<array>
	<dict>
		<key>group name</key>
		<string>ADC</string>
		<key>keys</key>
		<string>lewis87,nikandish07,song88,sutarja88,temes85</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Adder</string>
		<key>keys</key>
		<string></string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Energy Harvesting</string>
		<key>keys</key>
		<string>darmayuda12,torres09,vijayaraghavan10,kimball09,sun12,carlson10,kosonen10,kong12,lallart10,szarka12,ulukus12,bandyopadhyay12,lallart12,alippi08,mane09,cheng11,zhou08,lu11,khosropour12,liang12,lallart08,lee12c,peters10,lee12,peters11,tan11,yoo12,maurath12,meninger01,chao11,ramadass10,rahimi12,sharma10,tashiro11,xu11,joseph05,richelli12,pellerano10,ramadass11,lallart10b,wardlaw11,hehn12,rao11,mehraeen10,paradiso05,levron11,hande10,bhuiyan10,sudevalayam11,moghe12b,krikke05,ramadass07,zhang12c,zargham12,richelli09</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>moghe09 refs</string>
		<key>keys</key>
		<string>paradiso05,warneke01</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Sir Chrd</string>
		<key>keys</key>
		<string>pottie98,warneke01,hahm96,chen10,tuckwell07,vittoz94,romer04,meindl00,asada98</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Sir Louis</string>
		<key>keys</key>
		<string>pelgrom98,vanderwagt04,lipka10,pelgrom89,kinget96,aparicio02,zhang12,taranovich12-mag,skotnicki05,lewyn09,dautriche11</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Theory and Modeling</string>
		<key>keys</key>
		<string>pelgrom98,enz95,calhoun05,binkley03,kinget05,he09,uyttenhove02,kinget96,calhoun04,pelgrom89</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 00 System Level</string>
		<key>keys</key>
		<string>lu11,roundy04,chang12,moghe12,rabaey11,kezunovic12,krikke05,rabaey06,sudevalayam11,joseph05,otis07,rabaey07,papa12,chen10,galli11</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 00 Techniques</string>
		<key>keys</key>
		<string>lewyn09,kinget07,han98,rajput02</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 01 Transducer</string>
		<key>keys</key>
		<string>lee12c,sordiashie12,moghe09,bhuiyan10,gupta10,chang12,maurath12,tashiro11,takahashi11,rahimi12</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 02 Rectifier</string>
		<key>keys</key>
		<string>peters11,mandal07,cardoso12,gosset11,maurath12,cheng11,xu11,wardlaw11,szarka12,rahimi12,peters10</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 03 Clamp</string>
		<key>keys</key>
		<string></string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 04 References</string>
		<key>keys</key>
		<string>buck02,ramirez-angulo04,delaplaza11,devita07,lee11,becker-gomez08,testa08,he10,lee12b,huang08,seok12,magnelli11,miller06,andreou12,leung03,annema12,devita07b,devita05,ueno09,devita06,seok09</string>
	</dict>
	<dict>
		<key>group name</key>
		<string>Thesis - 05 Amplifiers</string>
		<key>keys</key>
		<string>alzaher12,han98,mallya89,bernal12</string>
	</dict>
</array>
</plist>
}}

@comment{BibDesk Smart Groups{
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<array>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Journal</string>
				<key>value</key>
				<string>Circuits and Systems</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Journal</string>
				<key>value</key>
				<string>Circuits and Devices</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Journal</string>
				<key>value</key>
				<string>Circuits, Devices Systems</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Booktitle</string>
				<key>value</key>
				<string>Circuits and Systems</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>1</integer>
		<key>group name</key>
		<string>Circuits and Systems</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Journal</string>
				<key>value</key>
				<string>Sensors Journal</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>Sensors Journal</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Journal</string>
				<key>value</key>
				<string>Solid-State Circuits</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Booktitle</string>
				<key>value</key>
				<string>VLSI</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>1</integer>
		<key>group name</key>
		<string>Solid-State Circuits</string>
	</dict>
</array>
</plist>
}}
