======
SLICEL
======

Component diagram
-----------------

.. symbolator:: ../../../xc/common/primitives/slicel/slicel.sim.v

Verilog File
------------

.. literalinclude:: ../../../xc/common/primitives/slicel/slicel.sim.v
   :language: verilog
   :caption: xc/common/primitives/slicel/slicel.sim.v
