{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 06:41:16 2015 " "Info: Processing started: Sat Apr 18 06:41:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_sync_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Info: Found entity 1: video_sync_generator" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/video_sync_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register " "Info: Found entity 2: register" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 twomux " "Info: Found entity 3: twomux" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 twomuxthirtytwo " "Info: Found entity 4: twomuxthirtytwo" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/SEG7_LUT_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_TEST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "V/LCD_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "V/LCD.V" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_index.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Info: Found entity 1: img_index" {  } { { "V/img_index.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/img_index.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Info: Found entity 1: img_data" {  } { { "V/img_data.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/img_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Info: Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(512) " "Warning (10273): Verilog HDL warning at DE2_115_Default.v(512): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 512 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(530) " "Warning (10273): Verilog HDL warning at DE2_115_Default.v(530): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(531) " "Warning (10273): Verilog HDL warning at DE2_115_Default.v(531): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(544) " "Warning (10273): Verilog HDL warning at DE2_115_Default.v(544): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 544 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_default.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_115_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Default " "Info: Found entity 1: DE2_115_Default" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED DE2_115_Default.v(534) " "Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(534): created implicit net for \"OTG_FSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 534 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED DE2_115_Default.v(535) " "Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(535): created implicit net for \"OTG_LSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 535 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Default " "Info: Elaborating entity \"DE2_115_Default\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED DE2_115_Default.v(534) " "Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(534): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED DE2_115_Default.v(535) " "Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(535): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115_Default.v(339) " "Warning (10034): Output port \"ENET0_TX_DATA\" at DE2_115_Default.v(339) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115_Default.v(357) " "Warning (10034): Output port \"ENET1_TX_DATA\" at DE2_115_Default.v(357) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115_Default.v(372) " "Warning (10034): Output port \"OTG_ADDR\" at DE2_115_Default.v(372) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115_Default.v(383) " "Warning (10034): Output port \"DRAM_ADDR\" at DE2_115_Default.v(383) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115_Default.v(384) " "Warning (10034): Output port \"DRAM_BA\" at DE2_115_Default.v(384) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115_Default.v(390) " "Warning (10034): Output port \"DRAM_DQM\" at DE2_115_Default.v(390) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Default.v(395) " "Warning (10034): Output port \"SRAM_ADDR\" at DE2_115_Default.v(395) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_Default.v(404) " "Warning (10034): Output port \"FL_ADDR\" at DE2_115_Default.v(404) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115_Default.v(432) " "Warning (10034): Output port \"HSMC_TX_D_P\" at DE2_115_Default.v(432) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_Default.v(252) " "Warning (10034): Output port \"SMA_CLKOUT\" at DE2_115_Default.v(252) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_Default.v(283) " "Warning (10034): Output port \"UART_CTS\" at DE2_115_Default.v(283) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Default.v(286) " "Warning (10034): Output port \"UART_TXD\" at DE2_115_Default.v(286) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115_Default.v(307) " "Warning (10034): Output port \"VGA_SYNC_N\" at DE2_115_Default.v(307) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115_Default.v(327) " "Warning (10034): Output port \"ENET0_GTX_CLK\" at DE2_115_Default.v(327) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115_Default.v(329) " "Warning (10034): Output port \"ENET0_MDC\" at DE2_115_Default.v(329) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115_Default.v(331) " "Warning (10034): Output port \"ENET0_RST_N\" at DE2_115_Default.v(331) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115_Default.v(340) " "Warning (10034): Output port \"ENET0_TX_EN\" at DE2_115_Default.v(340) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115_Default.v(341) " "Warning (10034): Output port \"ENET0_TX_ER\" at DE2_115_Default.v(341) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115_Default.v(345) " "Warning (10034): Output port \"ENET1_GTX_CLK\" at DE2_115_Default.v(345) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115_Default.v(347) " "Warning (10034): Output port \"ENET1_MDC\" at DE2_115_Default.v(347) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115_Default.v(349) " "Warning (10034): Output port \"ENET1_RST_N\" at DE2_115_Default.v(349) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115_Default.v(358) " "Warning (10034): Output port \"ENET1_TX_EN\" at DE2_115_Default.v(358) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115_Default.v(359) " "Warning (10034): Output port \"ENET1_TX_ER\" at DE2_115_Default.v(359) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115_Default.v(373) " "Warning (10034): Output port \"OTG_CS_N\" at DE2_115_Default.v(373) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115_Default.v(374) " "Warning (10034): Output port \"OTG_WR_N\" at DE2_115_Default.v(374) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115_Default.v(375) " "Warning (10034): Output port \"OTG_RD_N\" at DE2_115_Default.v(375) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115_Default.v(377) " "Warning (10034): Output port \"OTG_RST_N\" at DE2_115_Default.v(377) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115_Default.v(385) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE2_115_Default.v(385) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115_Default.v(386) " "Warning (10034): Output port \"DRAM_CKE\" at DE2_115_Default.v(386) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115_Default.v(387) " "Warning (10034): Output port \"DRAM_CLK\" at DE2_115_Default.v(387) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115_Default.v(388) " "Warning (10034): Output port \"DRAM_CS_N\" at DE2_115_Default.v(388) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115_Default.v(391) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE2_115_Default.v(391) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115_Default.v(392) " "Warning (10034): Output port \"DRAM_WE_N\" at DE2_115_Default.v(392) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Default.v(396) " "Warning (10034): Output port \"SRAM_CE_N\" at DE2_115_Default.v(396) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Default.v(398) " "Warning (10034): Output port \"SRAM_LB_N\" at DE2_115_Default.v(398) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Default.v(399) " "Warning (10034): Output port \"SRAM_OE_N\" at DE2_115_Default.v(399) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Default.v(400) " "Warning (10034): Output port \"SRAM_UB_N\" at DE2_115_Default.v(400) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Default.v(401) " "Warning (10034): Output port \"SRAM_WE_N\" at DE2_115_Default.v(401) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_Default.v(405) " "Warning (10034): Output port \"FL_CE_N\" at DE2_115_Default.v(405) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_Default.v(407) " "Warning (10034): Output port \"FL_OE_N\" at DE2_115_Default.v(407) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115_Default.v(408) " "Warning (10034): Output port \"FL_RST_N\" at DE2_115_Default.v(408) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_Default.v(410) " "Warning (10034): Output port \"FL_WE_N\" at DE2_115_Default.v(410) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115_Default.v(411) " "Warning (10034): Output port \"FL_WP_N\" at DE2_115_Default.v(411) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115_Default.v(425) " "Warning (10034): Output port \"HSMC_CLKOUT_P1\" at DE2_115_Default.v(425) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115_Default.v(426) " "Warning (10034): Output port \"HSMC_CLKOUT_P2\" at DE2_115_Default.v(426) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 426 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115_Default.v(427) " "Warning (10034): Output port \"HSMC_CLKOUT0\" at DE2_115_Default.v(427) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 427 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Default.v(315) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at DE2_115_Default.v(315) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 315 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2_115_Default.v" "u0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 565 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/SEG7_LUT_8.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_115_Default.v" "r0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_115_Default.v" "p1" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 570 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Info: Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Info: Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Info: Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Info: Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_55j2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_55j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_55j2 " "Info: Found entity 1: altpll_55j2" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/altpll_55j2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_55j2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated " "Info: Elaborating entity \"altpll_55j2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "DE2_115_Default.v" "vga_ins" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 582 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bgr_data vga_controller.v(27) " "Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(27): object \"bgr_data\" assigned a value but never read" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bgr_data_raw vga_controller.v(30) " "Warning (10858): Verilog HDL warning at vga_controller.v(30): object bgr_data_raw used but never assigned" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(55) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(55): truncated value with size 32 to match size of target (19)" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Info: Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "V/vga_controller.v" "LTM_ins" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "DE2_115_Default.v" "u3" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "V/I2C_AV_Config.v" "u0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u4 " "Info: Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u4\"" {  } { { "DE2_115_Default.v" "u4" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "DE2_115_Default.v" "u5" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 609 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(57) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_TEST.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(65) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_TEST.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "V/LCD_TEST.v" "u0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_TEST.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "V/LCD_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "V/vga_controller.v" "Mod0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "V/vga_controller.v" "Div0" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Info: Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Info: Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Info: Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/vga_controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/vga_controller.v" 89 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Info: Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACDAT " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACDAT\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 314 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_XCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_XCK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 316 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SCLK " "Warning: Inserted always-enabled tri-state buffer between \"I2C_SCLK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 323 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 289 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning: Bidir \"PS2_DAT\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 290 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Warning: Bidir \"PS2_CLK2\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Warning: Bidir \"PS2_DAT2\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 292 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Warning: Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Warning: Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Warning: Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Warning: Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Warning: Bidir \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Warning: Bidir \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Warning: Bidir \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Warning: Bidir \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Warning: Bidir \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Warning: Bidir \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Warning: Bidir \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACDAT AUD_DACDAT " "Warning: Removed fan-out from the always-disabled I/O buffer \"AUD_DACDAT\" to the node \"AUD_DACDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 314 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_XCK AUD_XCK " "Warning: Removed fan-out from the always-disabled I/O buffer \"AUD_XCK\" to the node \"AUD_XCK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 316 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SCLK I2C_SCLK " "Warning: Removed fan-out from the always-disabled I/O buffer \"I2C_SCLK\" to the node \"I2C_SCLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 323 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[0\] SD_DAT\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[0\]\" to the node \"SD_DAT\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[0\] SD_DAT\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[0\]\" to the node \"SD_DAT\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[1\] SD_DAT\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[1\]\" to the node \"SD_DAT\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[1\] SD_DAT\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[1\]\" to the node \"SD_DAT\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[2\] SD_DAT\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[2\]\" to the node \"SD_DAT\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[2\] SD_DAT\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[2\]\" to the node \"SD_DAT\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[3\] SD_DAT\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[3\]\" to the node \"SD_DAT\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[3\] SD_DAT\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[3\]\" to the node \"SD_DAT\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_ADCLRCK AUD_ADCLRCK " "Warning: Removed fan-out from the always-disabled I/O buffer \"AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 312 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_BCLK AUD_BCLK " "Warning: Removed fan-out from the always-disabled I/O buffer \"AUD_BCLK\" to the node \"AUD_BCLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACLRCK AUD_DACLRCK " "Warning: Removed fan-out from the always-disabled I/O buffer \"AUD_DACLRCK\" to the node \"AUD_DACLRCK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Warning: Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 324 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[0\] DRAM_DQ\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[0\]\" to the node \"DRAM_DQ\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[1\] DRAM_DQ\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[1\]\" to the node \"DRAM_DQ\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[2\] DRAM_DQ\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[2\]\" to the node \"DRAM_DQ\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[3\] DRAM_DQ\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[3\]\" to the node \"DRAM_DQ\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[4\] DRAM_DQ\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[4\]\" to the node \"DRAM_DQ\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[5\] DRAM_DQ\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[5\]\" to the node \"DRAM_DQ\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[6\] DRAM_DQ\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[6\]\" to the node \"DRAM_DQ\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[7\] DRAM_DQ\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[7\]\" to the node \"DRAM_DQ\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[8\] DRAM_DQ\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[8\]\" to the node \"DRAM_DQ\[8\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[9\] DRAM_DQ\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[9\]\" to the node \"DRAM_DQ\[9\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[10\] DRAM_DQ\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[10\]\" to the node \"DRAM_DQ\[10\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[11\] DRAM_DQ\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[11\]\" to the node \"DRAM_DQ\[11\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[12\] DRAM_DQ\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[12\]\" to the node \"DRAM_DQ\[12\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[13\] DRAM_DQ\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[13\]\" to the node \"DRAM_DQ\[13\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[14\] DRAM_DQ\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[14\]\" to the node \"DRAM_DQ\[14\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[15\] DRAM_DQ\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[15\]\" to the node \"DRAM_DQ\[15\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[16\] DRAM_DQ\[16\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[16\]\" to the node \"DRAM_DQ\[16\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[17\] DRAM_DQ\[17\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[17\]\" to the node \"DRAM_DQ\[17\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[18\] DRAM_DQ\[18\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[18\]\" to the node \"DRAM_DQ\[18\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[19\] DRAM_DQ\[19\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[19\]\" to the node \"DRAM_DQ\[19\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[20\] DRAM_DQ\[20\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[20\]\" to the node \"DRAM_DQ\[20\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[21\] DRAM_DQ\[21\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[21\]\" to the node \"DRAM_DQ\[21\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[22\] DRAM_DQ\[22\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[22\]\" to the node \"DRAM_DQ\[22\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[23\] DRAM_DQ\[23\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[23\]\" to the node \"DRAM_DQ\[23\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[24\] DRAM_DQ\[24\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[24\]\" to the node \"DRAM_DQ\[24\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[25\] DRAM_DQ\[25\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[25\]\" to the node \"DRAM_DQ\[25\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[26\] DRAM_DQ\[26\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[26\]\" to the node \"DRAM_DQ\[26\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[27\] DRAM_DQ\[27\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[27\]\" to the node \"DRAM_DQ\[27\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[28\] DRAM_DQ\[28\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[28\]\" to the node \"DRAM_DQ\[28\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[29\] DRAM_DQ\[29\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[29\]\" to the node \"DRAM_DQ\[29\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[30\] DRAM_DQ\[30\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[30\]\" to the node \"DRAM_DQ\[30\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[31\] DRAM_DQ\[31\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"DRAM_DQ\[31\]\" to the node \"DRAM_DQ\[31\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 389 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AUD_CTRL_CLK AUD_XCK " "Warning: Converted the fanout from the always-enabled tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUD_XCK\" into a wire" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 447 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "AUD_CTRL_CLK AUDIO_DAC:u4\|LRCK_1X " "Warning: Converted the fan-out from the tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUDIO_DAC:u4\|LRCK_1X\" into an OR gate" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 447 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 72 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 68 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/I2C_Controller.v" 63 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Warning: Node \"AUD_ADCLRCK~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 312 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~synth " "Warning: Node \"AUD_BCLK~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Warning: Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Warning (13410): Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Warning (13410): Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_MDC GND " "Warning (13410): Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_RST_N GND " "Warning (13410): Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Warning (13410): Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Warning (13410): Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Warning (13410): Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_MDC GND " "Warning (13410): Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_RST_N GND " "Warning (13410): Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Warning (13410): Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Warning (13410): Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Warning (13410): Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Warning (13410): Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Warning (13410): Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Warning (13410): Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Warning (13410): Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Warning (13410): Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Warning (13410): Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Warning (13410): Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Warning (13410): Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Warning (13410): Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 425 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Warning (13410): Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 426 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Warning (13410): Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 427 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 51 " "Info: 51 registers lost all their fanouts during netlist optimizations. The first 51 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[7\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[6\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[5\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[4\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[3\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[2\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[1\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X_DIV\[0\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X_DIV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[6\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[5\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[4\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[3\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[2\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[1\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X_DIV\[0\] " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X_DIV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_2X " "Info: Register \"AUDIO_DAC:u4\|LRCK_2X\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|LRCK_4X " "Info: Register \"AUDIO_DAC:u4\|LRCK_4X\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[19\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[18\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[17\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[16\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[15\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[14\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[13\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[12\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[11\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[10\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[9\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[8\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[7\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[6\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[5\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[4\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[3\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[2\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[1\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AUDIO_DAC:u4\|FLASH_Cont\[0\] " "Info: Register \"AUDIO_DAC:u4\|FLASH_Cont\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~8 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~9 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~10 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~11 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~12 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~13 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~9 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~10 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Cont\[28\] " "Info: Register \"Cont\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Cont\[29\] " "Info: Register \"Cont\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Cont\[30\] " "Info: Register \"Cont\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Cont\[31\] " "Info: Register \"Cont\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.map.smsg " "Info: Generated suppressed messages file C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/db/altpll_55j2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 570 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "87 " "Warning: Design contains 87 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 247 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "Warning (15610): No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 248 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "Warning (15610): No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 251 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 259 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 259 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 259 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 284 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 298 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 311 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "Warning (15610): No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 328 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "Warning (15610): No output dependent on input pin \"ENET0_MDIO\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 330 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 332 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "Warning (15610): No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 333 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 334 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 335 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 335 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 335 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 335 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "Warning (15610): No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 336 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "Warning (15610): No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 337 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 338 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "Warning (15610): No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 342 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "Warning (15610): No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 346 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "Warning (15610): No output dependent on input pin \"ENET1_MDIO\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 348 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 350 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "Warning (15610): No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 351 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 352 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 353 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 353 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 353 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 353 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "Warning (15610): No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 354 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "Warning (15610): No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 355 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 356 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "Warning (15610): No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 360 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "Warning (15610): No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 363 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 364 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 365 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "Warning (15610): No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 376 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 380 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 409 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 420 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 421 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 422 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Diego/Documents/GitHub/ECE350_Final_Project/ECE350_FinalProject/VGA/DE2_115_Default/DE2_115_Default.v" 430 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1461 " "Info: Implemented 1461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Info: Implemented 91 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Info: Implemented 248 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Info: Implemented 141 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "980 " "Info: Implemented 980 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 388 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 388 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 06:41:28 2015 " "Info: Processing ended: Sat Apr 18 06:41:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
