Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (win64) Build 1915620 Thu Jun 22 17:54:58 MDT 2017
| Date         : Fri Sep  1 18:02:51 2017
| Host         : XKKYOSHIOT33 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file arty_wrapper_control_sets_placed.rpt
| Design       : arty_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           42 |
| Yes          | No                    | No                     |             413 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                                                       Enable Signal                                                                      |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                      |                1 |              2 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                          |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                     |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                      |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                  | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                          |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                   | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                          |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                  | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                         |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                         |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                     | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                         |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                         |                1 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                           |                3 |              5 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                | arty_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                      |                2 |              6 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                      |                2 |              7 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             11 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                      |                6 |             12 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                      |                2 |             12 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                      |                2 |             12 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                      |                4 |             12 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                      |                4 |             13 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                |                                                                                                                                      |                2 |             14 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                  |                                                                                                                                      |                2 |             14 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                         |                4 |             15 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                      |                3 |             16 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                          |                7 |             17 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | arty_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             19 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                      |                7 |             20 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                      |                5 |             20 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                      |                9 |             34 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                |                                                                                                                                      |                8 |             47 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                  |                                                                                                                                      |                8 |             47 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                        |                                                                                                                                      |               10 |             48 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                        |                                                                                                                                      |                9 |             48 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                      |               10 |             48 |
|  arty_i/ps7/inst/FCLK_CLK1 | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                      |                8 |             48 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          | arty_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             58 |
|  arty_i/ps7/inst/FCLK_CLK1 |                                                                                                                                                          |                                                                                                                                      |               68 |            176 |
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    15 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    14 |
+--------+-----------------------+


