###############################################################################
# Created by write_sdc
###############################################################################
current_design ibex_id_stage
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 9.9419 [get_ports {clk_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_decision_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mstatus_mie_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mstatus_tw_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_rdata_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {data_ind_timing_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_ebreakm_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_ebreaku_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_req_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_single_step_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {ex_valid_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {illegal_c_insn_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {illegal_csr_insn_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[32]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[33]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[34]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[35]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[36]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[37]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[38]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[39]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[40]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[41]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[42]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[43]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[44]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[45]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[46]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[47]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[48]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[49]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[50]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[51]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[52]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[53]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[54]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[55]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[56]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[57]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[58]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[59]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[60]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[61]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[62]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[63]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[64]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[65]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[66]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[67]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_d_ex_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_we_ex_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_we_ex_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_bp_taken_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_fetch_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_fetch_err_plus2_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_is_compressed_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_valid_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irq_nm_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irq_pending_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {irqs_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_incr_req_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_addr_last_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_load_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_req_done_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_resp_valid_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_store_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {outstanding_load_wb_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {outstanding_store_wb_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {priv_mode_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {priv_mode_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {ready_wb_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {result_ex_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_a_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rdata_b_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_write_wb_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_ni}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {trigger_match_i}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_a_ex_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operand_b_ex_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {alu_operator_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_a_operand_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {bt_b_operand_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_access_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtval_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_op_en_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_op_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_op_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_restore_dret_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_restore_mret_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_save_cause_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_save_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_save_if_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_save_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {ctrl_busy_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_cause_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_cause_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_cause_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_csr_save_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_mode_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {div_en_ex_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {div_sel_ex_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {en_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_pc_mux_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_pc_mux_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {icache_inval_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {id_in_ready_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {illegal_insn_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[32]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[33]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[34]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[35]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[36]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[37]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[38]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[39]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[40]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[41]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[42]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[43]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[44]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[45]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[46]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[47]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[48]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[49]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[50]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[51]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[52]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[53]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[54]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[55]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[56]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[57]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[58]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[59]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[60]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[61]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[62]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[63]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[64]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[65]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[66]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[67]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {imd_val_q_ex_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_first_cycle_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_id_done_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_perf_count_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_req_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_type_wb_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_type_wb_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_valid_clear_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_req_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_sign_ext_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_type_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_type_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_wdata_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_we_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {mult_en_ex_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {mult_sel_ex_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_a_ex_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operand_b_ex_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operator_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_operator_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_ready_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_signed_mode_ex_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {multdiv_signed_mode_ex_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_mode_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {nt_branch_mispredict_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_set_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_set_spec_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_branch_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_div_wait_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_dside_wait_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_jump_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_mul_wait_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_tbranch_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_a_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_a_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_a_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_a_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_a_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_b_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_b_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_b_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_b_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_raddr_b_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rd_a_wb_match_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_rd_b_wb_match_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_ren_a_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_ren_b_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_we_id_o}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
