Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 21 15:04:51 2022
| Host         : DESKTOP-P1OF6GJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file core_min_sosp_timing_summary_routed.rpt -pb core_min_sosp_timing_summary_routed.pb -rpx core_min_sosp_timing_summary_routed.rpx -warn_on_violation
| Design       : core_min_sosp
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 4           
TIMING-20  Warning           Non-clocked latch               198         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34520)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3962)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34520)
----------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cnt_r_reg[9]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[0]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[10]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[11]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[12]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[13]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[14]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[15]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[16]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[17]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[18]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[19]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[1]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[20]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[21]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[22]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[23]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[24]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[2]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[3]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[4]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[5]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[6]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[7]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[8]/Q (HIGH)

 There are 1139 register/latch pins with no clock driven by root clock pin: cnt_w_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: core0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem0/cp0_cause_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: core0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: rst_w_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3962)
---------------------------------------------------
 There are 3828 pins that are not constrained for maximum delay. (HIGH)

 There are 134 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3854          inf        0.000                      0                 3854           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3854 Endpoints
Min Delay          3854 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.162ns  (logic 11.836ns (43.576%)  route 15.326ns (56.424%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.492 r  core0/ex0/mem_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.492    core0/ex0/mem_hi_reg[20]_i_3_n_3
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.609 r  core0/ex0/mem_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.609    core0/ex0/mem_hi_reg[24]_i_3_n_3
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.932 f  core0/ex0/mem_hi_reg[28]_i_3/O[1]
                         net (fo=3, routed)           0.823    22.756    core0/ex0/mulres0[57]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.306    23.062 r  core0/ex0/hilo_temp_o_reg[60]_i_6/O
                         net (fo=1, routed)           0.000    23.062    core0/ex0/hilo_temp_o_reg[60]_i_6_n_3
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  core0/ex0/hilo_temp_o_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.612    core0/ex0/hilo_temp_o_reg[60]_i_2_n_3
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.946 r  core0/ex0/hilo_temp_o_reg[63]_i_4/O[1]
                         net (fo=1, routed)           0.437    24.383    core0/id_ex0/hilo_temp_o0[61]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.303    24.686 r  core0/id_ex0/hilo_temp_o_reg[62]_i_1/O
                         net (fo=1, routed)           1.021    25.707    core0/ex0/hilo_o_reg[63][62]
    SLICE_X38Y46         LDCE (DToQ_ldce_D_Q)         0.514    26.221 r  core0/ex0/hilo_temp_o_reg[62]/Q
                         net (fo=1, routed)           0.789    27.010    core0/ex0/hilo_temp_o[62]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.152    27.162 r  core0/ex0/hilo_o[62]_i_1/O
                         net (fo=1, routed)           0.000    27.162    core0/ex_mem0/hilo_o_reg[63]_0[62]
    SLICE_X37Y46         FDRE                                         r  core0/ex_mem0/hilo_o_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.014ns  (logic 11.434ns (42.326%)  route 15.580ns (57.674%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  core0/ex0/mem_hi_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.817    core0/ex0/mem_hi_reg[11]_i_2_n_3
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  core0/ex0/mem_hi_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.934    core0/ex0/mem_hi_reg[15]_i_3_n_3
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  core0/ex0/mem_hi_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.051    core0/ex0/mem_hi_reg[19]_i_3_n_3
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  core0/ex0/mem_hi_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.168    core0/ex0/mem_hi_reg[23]_i_3_n_3
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  core0/ex0/mem_hi_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.285    core0/ex0/mem_hi_reg[27]_i_3_n_3
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.504 f  core0/ex0/mem_hi_reg[31]_i_3/O[0]
                         net (fo=4, routed)           1.731    21.235    core0/ex0/hilo_temp__3[44]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.295    21.530 r  core0/ex0/mem_hi[28]_i_5/O
                         net (fo=1, routed)           0.000    21.530    core0/ex0/mem_hi[28]_i_5_n_3
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.906 r  core0/ex0/mem_hi_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.906    core0/ex0/mem_hi_reg[28]_i_3_n_3
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.229 f  core0/ex0/mem_hi_reg[31]_i_4/O[1]
                         net (fo=3, routed)           0.821    23.051    core0/ex0/mulres0[61]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.306    23.357 r  core0/ex0/hilo_temp_o_reg[63]_i_9/O
                         net (fo=1, routed)           0.000    23.357    core0/ex0/hilo_temp_o_reg[63]_i_9_n_3
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.937 r  core0/ex0/hilo_temp_o_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.994    24.931    core0/id_ex0/hilo_temp_o0[62]
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.302    25.233 r  core0/id_ex0/hilo_temp_o_reg[63]_i_1/O
                         net (fo=1, routed)           0.378    25.611    core0/ex0/hilo_o_reg[63][63]
    SLICE_X35Y45         LDCE (DToQ_ldce_D_Q)         0.463    26.074 r  core0/ex0/hilo_temp_o_reg[63]/Q
                         net (fo=1, routed)           0.816    26.890    core0/ex0/hilo_temp_o[63]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.014 r  core0/ex0/hilo_o[63]_i_2/O
                         net (fo=1, routed)           0.000    27.014    core0/ex_mem0/hilo_o_reg[63]_0[63]
    SLICE_X32Y45         FDRE                                         r  core0/ex_mem0/hilo_o_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.985ns  (logic 11.665ns (43.228%)  route 15.320ns (56.772%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.698 f  core0/ex0/mem_hi_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.821    22.520    core0/ex0/mulres0[49]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    22.826 r  core0/ex0/hilo_temp_o_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    22.826    core0/ex0/hilo_temp_o_reg[52]_i_6_n_3
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.376 r  core0/ex0/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.376    core0/ex0/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  core0/ex0/hilo_temp_o_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.490    core0/ex0/hilo_temp_o_reg[56]_i_2_n_3
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.803 r  core0/ex0/hilo_temp_o_reg[60]_i_2/O[3]
                         net (fo=1, routed)           0.862    24.665    core0/id_ex0/hilo_temp_o0[59]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.306    24.971 r  core0/id_ex0/hilo_temp_o_reg[60]_i_1/O
                         net (fo=1, routed)           0.726    25.697    core0/ex0/hilo_o_reg[63][60]
    SLICE_X35Y45         LDCE (DToQ_ldce_D_Q)         0.483    26.180 r  core0/ex0/hilo_temp_o_reg[60]/Q
                         net (fo=1, routed)           0.655    26.835    core0/ex0/hilo_temp_o[60]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.150    26.985 r  core0/ex0/hilo_o[60]_i_1/O
                         net (fo=1, routed)           0.000    26.985    core0/ex_mem0/hilo_o_reg[63]_0[60]
    SLICE_X32Y45         FDRE                                         r  core0/ex_mem0/hilo_o_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.955ns  (logic 11.547ns (42.838%)  route 15.408ns (57.162%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.698 f  core0/ex0/mem_hi_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.821    22.520    core0/ex0/mulres0[49]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    22.826 r  core0/ex0/hilo_temp_o_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    22.826    core0/ex0/hilo_temp_o_reg[52]_i_6_n_3
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.376 r  core0/ex0/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.376    core0/ex0/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  core0/ex0/hilo_temp_o_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.490    core0/ex0/hilo_temp_o_reg[56]_i_2_n_3
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.729 r  core0/ex0/hilo_temp_o_reg[60]_i_2/O[2]
                         net (fo=1, routed)           0.808    24.537    core0/id_ex0/hilo_temp_o0[58]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.302    24.839 r  core0/id_ex0/hilo_temp_o_reg[59]_i_1/O
                         net (fo=1, routed)           0.718    25.557    core0/ex0/hilo_o_reg[63][59]
    SLICE_X35Y45         LDCE (DToQ_ldce_D_Q)         0.469    26.026 r  core0/ex0/hilo_temp_o_reg[59]/Q
                         net (fo=1, routed)           0.806    26.831    core0/ex0/hilo_temp_o[59]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124    26.955 r  core0/ex0/hilo_o[59]_i_1/O
                         net (fo=1, routed)           0.000    26.955    core0/ex_mem0/hilo_o_reg[63]_0[59]
    SLICE_X32Y45         FDRE                                         r  core0/ex_mem0/hilo_o_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.779ns  (logic 11.690ns (43.654%)  route 15.089ns (56.346%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.492 r  core0/ex0/mem_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.492    core0/ex0/mem_hi_reg[20]_i_3_n_3
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.609 r  core0/ex0/mem_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.609    core0/ex0/mem_hi_reg[24]_i_3_n_3
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.932 f  core0/ex0/mem_hi_reg[28]_i_3/O[1]
                         net (fo=3, routed)           0.823    22.756    core0/ex0/mulres0[57]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.306    23.062 r  core0/ex0/hilo_temp_o_reg[60]_i_6/O
                         net (fo=1, routed)           0.000    23.062    core0/ex0/hilo_temp_o_reg[60]_i_6_n_3
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  core0/ex0/hilo_temp_o_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.612    core0/ex0/hilo_temp_o_reg[60]_i_2_n_3
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.834 r  core0/ex0/hilo_temp_o_reg[63]_i_4/O[0]
                         net (fo=1, routed)           0.821    24.655    core0/id_ex0/hilo_temp_o0[60]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.299    24.954 r  core0/id_ex0/hilo_temp_o_reg[61]_i_1/O
                         net (fo=1, routed)           0.795    25.749    core0/ex0/hilo_o_reg[63][61]
    SLICE_X38Y46         LDCE (DToQ_ldce_D_Q)         0.512    26.261 r  core0/ex0/hilo_temp_o_reg[61]/Q
                         net (fo=1, routed)           0.394    26.655    core0/ex0/hilo_temp_o[61]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124    26.779 r  core0/ex0/hilo_o[61]_i_1/O
                         net (fo=1, routed)           0.000    26.779    core0/ex_mem0/hilo_o_reg[63]_0[61]
    SLICE_X37Y46         FDRE                                         r  core0/ex_mem0/hilo_o_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.759ns  (logic 11.557ns (43.189%)  route 15.202ns (56.811%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.698 f  core0/ex0/mem_hi_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.821    22.520    core0/ex0/mulres0[49]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    22.826 r  core0/ex0/hilo_temp_o_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    22.826    core0/ex0/hilo_temp_o_reg[52]_i_6_n_3
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.376 r  core0/ex0/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.376    core0/ex0/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.710 r  core0/ex0/hilo_temp_o_reg[56]_i_2/O[1]
                         net (fo=1, routed)           0.767    24.477    core0/id_ex0/hilo_temp_o0[53]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.303    24.780 r  core0/id_ex0/hilo_temp_o_reg[54]_i_1/O
                         net (fo=1, routed)           0.550    25.329    core0/ex0/hilo_o_reg[63][54]
    SLICE_X32Y43         LDCE (DToQ_ldce_D_Q)         0.469    25.798 r  core0/ex0/hilo_temp_o_reg[54]/Q
                         net (fo=1, routed)           0.808    26.607    core0/ex0/hilo_temp_o[54]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.152    26.759 r  core0/ex0/hilo_o[54]_i_1/O
                         net (fo=1, routed)           0.000    26.759    core0/ex_mem0/hilo_o_reg[63]_0[54]
    SLICE_X35Y43         FDRE                                         r  core0/ex_mem0/hilo_o_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.730ns  (logic 11.530ns (43.135%)  route 15.200ns (56.865%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.698 f  core0/ex0/mem_hi_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.821    22.520    core0/ex0/mulres0[49]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    22.826 r  core0/ex0/hilo_temp_o_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    22.826    core0/ex0/hilo_temp_o_reg[52]_i_6_n_3
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.376 r  core0/ex0/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.376    core0/ex0/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.689 r  core0/ex0/hilo_temp_o_reg[56]_i_2/O[3]
                         net (fo=1, routed)           0.985    24.674    core0/id_ex0/hilo_temp_o0[55]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.306    24.980 r  core0/id_ex0/hilo_temp_o_reg[56]_i_1/O
                         net (fo=1, routed)           0.330    25.310    core0/ex0/hilo_o_reg[63][56]
    SLICE_X35Y42         LDCE (DToQ_ldce_D_Q)         0.460    25.770 r  core0/ex0/hilo_temp_o_reg[56]/Q
                         net (fo=1, routed)           0.808    26.578    core0/ex0/hilo_temp_o[56]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.152    26.730 r  core0/ex0/hilo_o[56]_i_1/O
                         net (fo=1, routed)           0.000    26.730    core0/ex_mem0/hilo_o_reg[63]_0[56]
    SLICE_X35Y43         FDRE                                         r  core0/ex_mem0/hilo_o_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/hilo_o_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.566ns  (logic 11.413ns (42.960%)  route 15.153ns (57.040%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LDCE=1 LUT1=1 LUT2=3 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.349 r  core0/ex0/mem_lo_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.349    core0/ex0/mem_lo_reg[27]_i_3_n_3
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.466 r  core0/ex0/mem_lo_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.466    core0/ex0/mem_lo_reg[31]_i_2_n_3
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.583 r  core0/ex0/mem_hi_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.583    core0/ex0/mem_hi_reg[3]_i_2_n_3
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.700 r  core0/ex0/mem_hi_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.700    core0/ex0/mem_hi_reg[7]_i_3_n_3
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.023 f  core0/ex0/mem_hi_reg[11]_i_2/O[1]
                         net (fo=4, routed)           1.416    20.439    core0/ex0/hilo_temp__3[25]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.306    20.745 r  core0/ex0/mem_hi[12]_i_8/O
                         net (fo=1, routed)           0.000    20.745    core0/ex0/mem_hi[12]_i_8_n_3
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.258 r  core0/ex0/mem_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.258    core0/ex0/mem_hi_reg[12]_i_3_n_3
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.375 r  core0/ex0/mem_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.375    core0/ex0/mem_hi_reg[16]_i_3_n_3
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.698 f  core0/ex0/mem_hi_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.821    22.520    core0/ex0/mulres0[49]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    22.826 r  core0/ex0/hilo_temp_o_reg[52]_i_6/O
                         net (fo=1, routed)           0.000    22.826    core0/ex0/hilo_temp_o_reg[52]_i_6_n_3
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.376 r  core0/ex0/hilo_temp_o_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.376    core0/ex0/hilo_temp_o_reg[52]_i_2_n_3
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.598 r  core0/ex0/hilo_temp_o_reg[56]_i_2/O[0]
                         net (fo=1, routed)           1.112    24.710    core0/id_ex0/hilo_temp_o0[52]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.299    25.009 r  core0/id_ex0/hilo_temp_o_reg[53]_i_1/O
                         net (fo=1, routed)           0.330    25.339    core0/ex0/hilo_o_reg[63][53]
    SLICE_X35Y44         LDCE (DToQ_ldce_D_Q)         0.469    25.808 r  core0/ex0/hilo_temp_o_reg[53]/Q
                         net (fo=1, routed)           0.634    26.442    core0/ex0/hilo_temp_o[53]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    26.566 r  core0/ex0/hilo_o[53]_i_1/O
                         net (fo=1, routed)           0.000    26.566    core0/ex_mem0/hilo_o_reg[63]_0[53]
    SLICE_X35Y43         FDRE                                         r  core0/ex_mem0/hilo_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/id0/reg1_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.544ns  (logic 9.122ns (34.366%)  route 17.422ns (65.634%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.438 f  core0/ex0/mem_lo_reg[23]_i_3/O[1]
                         net (fo=4, routed)           1.247    19.685    core0/ex0/hilo_temp__3[5]
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.306    19.991 r  core0/ex0/mem_lo[24]_i_8/O
                         net (fo=1, routed)           0.000    19.991    core0/ex0/mem_lo[24]_i_8_n_3
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.535 r  core0/ex0/mem_lo_reg[24]_i_3/O[2]
                         net (fo=3, routed)           1.020    21.555    core0/ex0/mulres0[22]
    SLICE_X40Y35         LUT4 (Prop_lut4_I2_O)        0.301    21.856 f  core0/ex0/hilo_temp_o_reg[23]_i_2/O
                         net (fo=2, routed)           1.210    23.066    core0/id_ex0/mem_wdata_reg[23]_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.190 r  core0/id_ex0/mem_wdata[23]_i_2/O
                         net (fo=1, routed)           1.002    24.192    core0/id_ex0/mem_wdata[23]_i_2_n_3
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.316 r  core0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           1.592    25.908    core0/ex_mem0/ex_wdata_o[23]
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.032 r  core0/ex_mem0/reg1_o_reg[23]_i_1/O
                         net (fo=1, routed)           0.512    26.544    core0/id0/D[23]
    SLICE_X50Y53         LDCE                                         r  core0/id0/reg1_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/id0/reg1_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.519ns  (logic 9.447ns (35.624%)  route 17.072ns (64.376%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE                         0.000     0.000 r  core0/id_ex0/ex_aluop_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  core0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=23, routed)          2.458     2.976    core0/id_ex0/Q[4]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.152     3.128 r  core0/id_ex0/mem_hi[31]_i_18/O
                         net (fo=2, routed)           0.998     4.126    core0/id_ex0/mem_hi[31]_i_18_n_3
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.332     4.458 r  core0/id_ex0/mem_hi[11]_i_3/O
                         net (fo=38, routed)          3.205     7.663    core0/id_ex0/mem_hi[11]_i_3_n_3
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  core0/id_ex0/hilo_temp_i_32/O
                         net (fo=62, routed)          2.466    10.253    core0/id_ex0/hilo_temp_i_32_n_3
    SLICE_X56Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.377 r  core0/id_ex0/hilo_temp_i_18/O
                         net (fo=2, routed)           0.689    11.066    core0/ex0/opdata2_mult[13]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.917 r  core0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.919    core0/ex0/hilo_temp__1_n_109
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.437 r  core0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           1.022    17.458    core0/ex0/p_1_in__0[17]
    SLICE_X54Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.582 r  core0/ex0/mem_lo[19]_i_7/O
                         net (fo=1, routed)           0.000    17.582    core0/ex0/mem_lo[19]_i_7_n_3
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.115 r  core0/ex0/mem_lo_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.115    core0/ex0/mem_lo_reg[19]_i_3_n_3
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.232 r  core0/ex0/mem_lo_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.232    core0/ex0/mem_lo_reg[23]_i_3_n_3
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.555 f  core0/ex0/mem_lo_reg[27]_i_3/O[1]
                         net (fo=4, routed)           1.257    19.812    core0/ex0/hilo_temp__3[9]
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.306    20.118 r  core0/ex0/mem_lo[28]_i_8/O
                         net (fo=1, routed)           0.000    20.118    core0/ex0/mem_lo[28]_i_8_n_3
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.631 r  core0/ex0/mem_lo_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.631    core0/ex0/mem_lo_reg[28]_i_3_n_3
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.870 r  core0/ex0/mem_hi_reg[0]_i_3/O[2]
                         net (fo=3, routed)           0.739    21.609    core0/ex0/mulres0[30]
    SLICE_X39Y37         LUT4 (Prop_lut4_I1_O)        0.301    21.910 f  core0/ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=2, routed)           1.472    23.382    core0/id_ex0/mem_wdata_reg[31]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.506 r  core0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.955    24.460    core0/id_ex0/mem_wdata[31]_i_2_n_3
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.584 r  core0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           1.240    25.824    core0/ex_mem0/ex_wdata_o[31]
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.948 r  core0/ex_mem0/reg1_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.571    26.519    core0/id0/D[31]
    SLICE_X49Y56         LDCE                                         r  core0/id0/reg1_o_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core0/id_ex0/ex_current_inst_address_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/mem_current_inst_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE                         0.000     0.000 r  core0/id_ex0/ex_current_inst_address_reg[0]/C
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/id_ex0/ex_current_inst_address_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    core0/ex_mem0/mem_current_inst_address_reg[31]_0[0]
    SLICE_X46Y57         FDRE                                         r  core0/ex_mem0/mem_current_inst_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_current_inst_address_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/mem_current_inst_address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  core0/id_ex0/ex_current_inst_address_reg[11]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/id_ex0/ex_current_inst_address_reg[11]/Q
                         net (fo=1, routed)           0.099     0.240    core0/ex_mem0/mem_current_inst_address_reg[31]_0[11]
    SLICE_X41Y51         FDRE                                         r  core0/ex_mem0/mem_current_inst_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_current_inst_address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/mem_current_inst_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  core0/id_ex0/ex_current_inst_address_reg[2]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/id_ex0/ex_current_inst_address_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    core0/ex_mem0/mem_current_inst_address_reg[31]_0[2]
    SLICE_X41Y51         FDRE                                         r  core0/ex_mem0/mem_current_inst_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/mem_wb0/wb_hi_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/hilo_reg0/hi_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  core0/mem_wb0/wb_hi_reg[15]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  core0/mem_wb0/wb_hi_reg[15]/Q
                         net (fo=2, routed)           0.118     0.246    core0/hilo_reg0/D[15]
    SLICE_X31Y41         FDRE                                         r  core0/hilo_reg0/hi_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/mem_wb0/wb_lo_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/hilo_reg0/lo_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.816%)  route 0.119ns (48.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE                         0.000     0.000 r  core0/mem_wb0/wb_lo_reg[9]/C
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  core0/mem_wb0/wb_lo_reg[9]/Q
                         net (fo=2, routed)           0.119     0.247    core0/hilo_reg0/lo_o_reg[31]_1[9]
    SLICE_X46Y31         FDRE                                         r  core0/hilo_reg0/lo_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/mem_wb0/wb_lo_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/hilo_reg0/lo_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE                         0.000     0.000 r  core0/mem_wb0/wb_lo_reg[17]/C
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  core0/mem_wb0/wb_lo_reg[17]/Q
                         net (fo=2, routed)           0.123     0.251    core0/hilo_reg0/lo_o_reg[31]_1[17]
    SLICE_X34Y34         FDRE                                         r  core0/hilo_reg0/lo_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_current_inst_address_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/mem_current_inst_address_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  core0/id_ex0/ex_current_inst_address_reg[13]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/id_ex0/ex_current_inst_address_reg[13]/Q
                         net (fo=1, routed)           0.110     0.251    core0/ex_mem0/mem_current_inst_address_reg[31]_0[13]
    SLICE_X42Y51         FDRE                                         r  core0/ex_mem0/mem_current_inst_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/div0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/div0/result_o_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  core0/div0/quotient_reg[24]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/div0/quotient_reg[24]/Q
                         net (fo=3, routed)           0.065     0.206    core0/div0/quotient_reg_n_3_[24]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  core0/div0/result_o[56]_i_1/O
                         net (fo=1, routed)           0.000     0.251    core0/div0/result_o0_in[56]
    SLICE_X33Y34         FDRE                                         r  core0/div0/result_o_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/id_ex0/ex_current_inst_address_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/ex_mem0/mem_current_inst_address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  core0/id_ex0/ex_current_inst_address_reg[1]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/id_ex0/ex_current_inst_address_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    core0/ex_mem0/mem_current_inst_address_reg[31]_0[1]
    SLICE_X42Y51         FDRE                                         r  core0/ex_mem0/mem_current_inst_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/mem_wb0/wb_lo_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core0/hilo_reg0/lo_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE                         0.000     0.000 r  core0/mem_wb0/wb_lo_reg[26]/C
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core0/mem_wb0/wb_lo_reg[26]/Q
                         net (fo=2, routed)           0.114     0.255    core0/hilo_reg0/lo_o_reg[31]_1[26]
    SLICE_X32Y38         FDRE                                         r  core0/hilo_reg0/lo_o_reg[26]/D
  -------------------------------------------------------------------    -------------------





