{"vcs1":{"timestamp_begin":1681413613.540876812, "rt":4.97, "ut":0.21, "st":0.20}}
{"vcselab":{"timestamp_begin":1681413618.544216894, "rt":1.00, "ut":0.20, "st":0.15}}
{"link":{"timestamp_begin":1681413619.565005011, "rt":1.05, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681413613.062143266}
{"VCS_COMP_START_TIME": 1681413613.062143266}
{"VCS_COMP_END_TIME": 1681413621.561586347}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
