<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="math_accel" language="c" vlnv="xilinx.com:hls:math_accel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="S_AXI_CONTROL_INTR" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
    </ports>
    <args/>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
