set_property SRC_FILE_INFO {cfile:e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_processing_system7_0_0/ps2_design_1_processing_system7_0_0.xdc rfile:../../../px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_processing_system7_0_0/ps2_design_1_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:ps2_design_1_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
