Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 19:45:35 2023


Cell Usage:
GTP_DFF_C                    20 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      5 uses
GTP_LUT3                      2 uses
GTP_LUT4                      2 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                12 uses

I/O ports: 24
GTP_INBUF                   2 uses
GTP_OUTBUF                 22 uses

Mapping Summary:
Total LUTs: 25 of 22560 (0.11%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 25
Total Registers: 20 of 33840 (0.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 60 (0.83%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 24 of 226 (10.62%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 20
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                20
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ip_1port_ram_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_1port_ram                   | 25      | 20     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 24     | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_ram_1port                  | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_spram_ram_1port     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rw                     | 25      | 20     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         22           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    302.4803 MHz        20.0000         3.3060         16.694
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.694       0.000              0             39
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          1.145       0.000              0             39
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/ram_wr_data[7]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N9_mux4_4/I0 (GTP_LUT3)
                                   td                    0.233       5.618 f       u_ram_rw/N9_mux4_4/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.171         u_ram_rw/_N89    
                                                                                   u_ram_rw/N28/I4 (GTP_LUT5)
                                   td                    0.185       6.356 r       u_ram_rw/N28/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.086         u_ram_rw/N28     
                                                                                   u_ram_rw/N30_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.319 f       u_ram_rw/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.319         u_ram_rw/_N63    
                                                                                   u_ram_rw/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.349 r       u_ram_rw/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.349         u_ram_rw/_N64    
                                                                                   u_ram_rw/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.379 r       u_ram_rw/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.379         u_ram_rw/_N65    
                                                                                   u_ram_rw/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.409 r       u_ram_rw/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.409         u_ram_rw/_N66    
                                                                                   u_ram_rw/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.439 r       u_ram_rw/N30_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.439         u_ram_rw/_N67    
                                                                                   u_ram_rw/N30_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.469 r       u_ram_rw/N30_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.469         u_ram_rw/_N68    
                                                                                   u_ram_rw/N30_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.705 r       u_ram_rw/N30_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.705         u_ram_rw/N39 [7] 
                                                                           r       u_ram_rw/ram_wr_data[7]/D (GTP_DFF_C)

 Data arrival time                                                   7.705         Logic Levels: 4  
                                                                                   Logic: 1.366ns(41.520%), Route: 1.924ns(58.480%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_rw/ram_wr_data[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/ram_wr_data[6]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N9_mux4_4/I0 (GTP_LUT3)
                                   td                    0.233       5.618 f       u_ram_rw/N9_mux4_4/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.171         u_ram_rw/_N89    
                                                                                   u_ram_rw/N28/I4 (GTP_LUT5)
                                   td                    0.185       6.356 r       u_ram_rw/N28/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.086         u_ram_rw/N28     
                                                                                   u_ram_rw/N30_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.319 f       u_ram_rw/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.319         u_ram_rw/_N63    
                                                                                   u_ram_rw/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.349 r       u_ram_rw/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.349         u_ram_rw/_N64    
                                                                                   u_ram_rw/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.379 r       u_ram_rw/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.379         u_ram_rw/_N65    
                                                                                   u_ram_rw/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.409 r       u_ram_rw/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.409         u_ram_rw/_N66    
                                                                                   u_ram_rw/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.439 r       u_ram_rw/N30_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.439         u_ram_rw/_N67    
                                                                                   u_ram_rw/N30_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.675 r       u_ram_rw/N30_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.675         u_ram_rw/N39 [6] 
                                                                           r       u_ram_rw/ram_wr_data[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.675         Logic Levels: 4  
                                                                                   Logic: 1.336ns(40.982%), Route: 1.924ns(59.018%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_rw/ram_wr_data[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/ram_wr_data[5]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N9_mux4_4/I0 (GTP_LUT3)
                                   td                    0.233       5.618 f       u_ram_rw/N9_mux4_4/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.171         u_ram_rw/_N89    
                                                                                   u_ram_rw/N28/I4 (GTP_LUT5)
                                   td                    0.185       6.356 r       u_ram_rw/N28/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.086         u_ram_rw/N28     
                                                                                   u_ram_rw/N30_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.319 f       u_ram_rw/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.319         u_ram_rw/_N63    
                                                                                   u_ram_rw/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.349 r       u_ram_rw/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.349         u_ram_rw/_N64    
                                                                                   u_ram_rw/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.379 r       u_ram_rw/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.379         u_ram_rw/_N65    
                                                                                   u_ram_rw/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.409 r       u_ram_rw/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.409         u_ram_rw/_N66    
                                                                                   u_ram_rw/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.645 r       u_ram_rw/N30_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.645         u_ram_rw/N39 [5] 
                                                                           r       u_ram_rw/ram_wr_data[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.645         Logic Levels: 4  
                                                                                   Logic: 1.306ns(40.433%), Route: 1.924ns(59.567%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204      24.415         nt_sys_clk       
                                                                           r       u_ram_rw/ram_wr_data[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N35[0]/I1 (GTP_LUT2)
                                   td                    0.228       5.607 f       u_ram_rw/N35[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.607         u_ram_rw/N35 [0] 
                                                                           f       u_ram_rw/rw_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.607         Logic Levels: 1  
                                                                                   Logic: 0.551ns(46.225%), Route: 0.641ns(53.775%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[1]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N12_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       5.629 r       u_ram_rw/N12_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.629         u_ram_rw/N35 [1] 
                                                                           r       u_ram_rw/rw_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.629         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[2]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/N12_1_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       5.629 r       u_ram_rw/N12_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.629         u_ram_rw/N35 [2] 
                                                                           r       u_ram_rw/rw_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.629         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[0]
                                                                                   ram_rd_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[0]   
 ram_rd_data[0]                                                            f       ram_rd_data[0] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[1]
                                                                                   ram_rd_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[1]   
 ram_rd_data[1]                                                            f       ram_rd_data[1] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       3.204       4.415         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.478 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.903       7.381         nt_ram_rd_data[2]
                                                                                   ram_rd_data_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      10.184 f       ram_rd_data_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.184         ram_rd_data[2]   
 ram_rd_data[2]                                                            f       ram_rd_data[2] (port)

 Data arrival time                                                  10.184         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=22)       1.227       2.438         N1               
                                                                           f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   2.438         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.672%), Route: 1.227ns(50.328%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=22)       1.227       2.438         N1               
                                                                           f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   2.438         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.672%), Route: 1.227ns(50.328%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_addr[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=22)       1.340       2.551         N1               
                                                                           f       u_ram_rw/ram_addr[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.551         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.472%), Route: 1.340ns(52.528%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_1port_ram/prj/compile/ip_1port_ram_comp.adf               
|            | E:/PDS/ip_1port_ram/prj/ip_1port_ram.fdc                            
| Output     | E:/PDS/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.adf             
|            | E:/PDS/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.vm              
|            | E:/PDS/ip_1port_ram/prj/synthesize/ip_1port_ram_controlsets.txt     
|            | E:/PDS/ip_1port_ram/prj/synthesize/snr.db                           
|            | E:/PDS/ip_1port_ram/prj/synthesize/ip_1port_ram.snr                 
+-----------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 234 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
