
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119266                       # Number of seconds simulated
sim_ticks                                119265572181                       # Number of ticks simulated
final_tick                               1177124393494                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127585                       # Simulator instruction rate (inst/s)
host_op_rate                                   165496                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4737322                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906356                       # Number of bytes of host memory used
host_seconds                                 25175.73                       # Real time elapsed on the host
sim_insts                                  3212049270                       # Number of instructions simulated
sim_ops                                    4166474446                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1823360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1606656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       769792                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4204672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1262208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1262208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14245                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12552                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6014                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32849                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9861                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9861                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15288234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13471247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6454436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35254700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10583171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10583171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10583171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15288234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13471247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6454436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45837872                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143175958                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172264                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082251                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932197                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9433140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669050                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437663                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87839                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104475337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128042581                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172264                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106713                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6260887                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4927765                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102812                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140889758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113699814     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782356      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364488      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381169      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267039      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125313      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778958      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978075      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512546      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140889758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161845                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.894302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103304028                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6344716                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841401                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109361                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290243                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730541                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154438489                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290243                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103818615                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3830309                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1355493                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1169493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152990487                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1705                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399681                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623829                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        20137                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214049724                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713120360                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713120360                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45790499                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33561                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17539                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3801445                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310727                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693299                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149127949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139211550                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107471                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25172439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57059683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1517                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140889758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83507427     59.27%     59.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23720869     16.84%     76.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960957      8.49%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810452      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904703      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704463      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066227      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118358      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96302      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140889758                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976578     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156755     12.00%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172608     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974900     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013611      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362863     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844154      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139211550                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.972311                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305941                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420726270                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174334614                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135098957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140517491                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203308                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972988                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          601                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290243                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3154673                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249110                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149161510                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185117                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900353                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17539                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13128                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233879                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840362                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114247                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371188                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956828                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293328                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842581                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955750                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135105420                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135098957                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538440                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221190010                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.943587                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368635                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26747205                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957182                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136599515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.896210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87507026     64.06%     64.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22498031     16.47%     80.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808793      7.91%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816195      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767343      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536724      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561624      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095254      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008525      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136599515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008525                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282760111                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302628739                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2286200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.431760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.431760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698441                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698441                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618384260                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186422393                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145817370                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143175958                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21223954                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18604020                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1656215                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10593013                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10258411                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1476885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51866                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112011357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117976745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21223954                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11735296                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24003412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5406377                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1827648                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12765967                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141582911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117579499     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1206876      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2212953      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855973      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3397154      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3682204      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800777      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627051      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10220424      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141582911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148237                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823998                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111141060                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2880415                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23802204                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23667                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3735564                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2275076                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4936                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133116494                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3735564                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111585314                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1346058                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       743555                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23370500                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       801919                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132179798                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84437                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175516493                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599709359                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599709359                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141676246                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33840229                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18852                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9430                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2538254                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22035176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4267000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78024                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       946915                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130644329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122769916                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98922                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21602201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46352250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141582911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867124                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90480695     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20813025     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10448134      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6854556      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7146242      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3696424      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1655026      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410761      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78048      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141582911                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307162     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128204     25.04%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76676     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96894864     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1027368      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9422      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20602753     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4235509      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122769916                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857476                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004171                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387733707                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152265690                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119993001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123281958                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228232                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3981516                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128849                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3735564                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         880030                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48882                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130663179                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22035176                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4267000                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9430                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       803232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1784500                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121448340                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20284641                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1321576                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24519970                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18712174                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4235329                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848245                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120100953                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119993001                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69311736                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164469374                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838081                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421426                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95209740                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108135811                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22528291                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660717                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137847347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784461                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660601                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97692210     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15577693     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11266699      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2517891      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2864979      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1016471      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4252883      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856690      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1801831      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137847347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95209740                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108135811                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22191808                       # Number of memory references committed
system.switch_cpus1.commit.loads             18053657                       # Number of loads committed
system.switch_cpus1.commit.membars               9420                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16935794                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94390595                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1460099                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1801831                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266709618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265063856                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1593047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95209740                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108135811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95209740                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503795                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503795                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664984                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664984                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561922223                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157614330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139682719                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18840                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143175958                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24018330                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19473177                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2050646                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9662569                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9231924                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2582303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94973                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104835135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131338310                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24018330                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11814227                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28889389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6677716                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2722697                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12247532                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1611186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141048128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112158739     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2029779      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3716855      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3374922      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2149724      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1763381      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1020429      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1070591      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13763708      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141048128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167754                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917321                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103775781                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4111642                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28517598                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48013                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4595088                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4156910                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5823                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158876293                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        37239                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4595088                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104616431                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1079498                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1845470                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27705610                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1206025                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157103856                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        227208                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222217147                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731521803                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731521803                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175916794                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46300348                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34643                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17322                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4340473                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14884852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7396508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84672                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1654991                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154136262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143254981                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161938                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27030859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59228620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141048128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015646                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81054506     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24679495     17.50%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12988103      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7505115      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8307655      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3082390      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2740256      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       525035      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165573      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141048128                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573917     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118144     14.18%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141284     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120629380     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026697      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17321      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13223273      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7358310      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143254981                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000552                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833345                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428553373                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181201981                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140104248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144088326                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278040                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3416864                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131617                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4595088                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         701607                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105855                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154170906                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14884852                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7396508                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17322                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1148092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2287361                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140892208                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12701470                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362773                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20059417                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20050746                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7357947                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984049                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140233161                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140104248                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81745873                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229556854                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978546                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102453426                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126150017                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28021311                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070811                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136453040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924494                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84560851     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24037651     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11942532      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4062692      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5001418      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1754014      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1233322      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020928      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2839632      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136453040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102453426                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126150017                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18732879                       # Number of memory references committed
system.switch_cpus2.commit.loads             11467988                       # Number of loads committed
system.switch_cpus2.commit.membars              17322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18208355                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113651484                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2601815                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2839632                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287784736                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312937932                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2127830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102453426                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126150017                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102453426                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397474                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397474                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715577                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715577                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634365852                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196101193                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148092982                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34644                       # number of misc regfile writes
system.l2.replacements                          32850                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1063483                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65618                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.207184                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           622.716884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.203000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6610.360236                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.611048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5650.407137                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.735826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2728.627384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7050.603766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5900.255264                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4176.479455                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019004                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.201732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.172437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000328                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.083271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.215167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.180062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127456                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34534                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33878                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  151476                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37525                       # number of Writeback hits
system.l2.Writeback_hits::total                 37525                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33878                       # number of demand (read+write) hits
system.l2.demand_hits::total                   151476                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83064                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34534                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33878                       # number of overall hits
system.l2.overall_hits::total                  151476                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14245                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12552                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6014                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32849                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12552                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6014                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32849                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14245                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12552                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6014                       # number of overall misses
system.l2.overall_misses::total                 32849                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1759326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2931971052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2335980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2513842980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2537423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1250391164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6702837925                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1759326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2931971052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2335980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2513842980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2537423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1250391164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6702837925                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1759326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2931971052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2335980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2513842980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2537423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1250391164                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6702837925                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              184325                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37525                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37525                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97309                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184325                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97309                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184325                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.146389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.266576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.178212                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.266576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178212                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.266576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178212                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 175932.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205824.573675                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 166855.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 200274.297323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 207913.396076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204049.984018                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 175932.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205824.573675                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 166855.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 200274.297323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 207913.396076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204049.984018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 175932.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205824.573675                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 166855.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 200274.297323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 207913.396076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204049.984018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9861                       # number of writebacks
system.l2.writebacks::total                      9861                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12552                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32849                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32849                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1177208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2102623723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1521765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1782495068                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    900156981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4789695073                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1177208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2102623723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1521765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1782495068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    900156981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4789695073                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1177208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2102623723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1521765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1782495068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    900156981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4789695073                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.266576                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178212                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178212                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117720.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147604.332959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108697.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142008.848630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149676.917359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145809.463698                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 117720.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147604.332959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108697.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142008.848630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 149676.917359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145809.463698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 117720.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147604.332959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108697.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142008.848630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 149676.917359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145809.463698                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.687890                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110463                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840200.841818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.687890                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015525                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880910                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102802                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102802                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102802                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1947326                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1947326                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1947326                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1947326                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1947326                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1947326                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102812                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102812                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102812                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102812                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 194732.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 194732.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 194732.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 194732.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 194732.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 194732.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1842526                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1842526                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1842526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1842526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1842526                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1842526                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184252.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184252.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184252.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184252.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184252.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184252.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97309                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229871                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97565                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1960.025327                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965442                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17150                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674877                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674877                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401057                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401057                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401147                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401147                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401147                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  38764450110                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38764450110                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8884677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8884677                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  38773334787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38773334787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  38773334787                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38773334787                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076024                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076024                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076024                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076024                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021029                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96655.712555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96655.712555                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98718.633333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98718.633333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96656.175385                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96656.175385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96656.175385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96656.175385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18105                       # number of writebacks
system.cpu0.dcache.writebacks::total            18105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303748                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303748                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303838                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303838                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303838                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303838                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97309                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97309                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97309                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97309                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8586944740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8586944740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8586944740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8586944740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8586944740                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8586944740                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005101                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88244.096024                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88244.096024                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88244.096024                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88244.096024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88244.096024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88244.096024                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995006                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924231941                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708376.970425                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995006                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12765951                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12765951                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12765951                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12765951                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12765951                       # number of overall hits
system.cpu1.icache.overall_hits::total       12765951                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2808351                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2808351                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2808351                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2808351                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2808351                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2808351                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12765967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12765967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12765967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12765967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12765967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12765967                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175521.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175521.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175521.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175521.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175521.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175521.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2472780                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2472780                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2472780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2472780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2472780                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2472780                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176627.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176627.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176627.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176627.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176627.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176627.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47086                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227466713                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47342                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4804.755038                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.560903                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.439097                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18359363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18359363                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4119295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4119295                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9431                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9431                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9420                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9420                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22478658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22478658                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22478658                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22478658                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173927                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173927                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173927                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173927                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173927                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20609255169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20609255169                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20609255169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20609255169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20609255169                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20609255169                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18533290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18533290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4119295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4119295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22652585                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22652585                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22652585                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22652585                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009385                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009385                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118493.708102                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118493.708102                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118493.708102                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118493.708102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118493.708102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118493.708102                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10357                       # number of writebacks
system.cpu1.dcache.writebacks::total            10357                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126841                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126841                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47086                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47086                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47086                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4879650604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4879650604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4879650604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4879650604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4879650604                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4879650604                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103632.727435                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103632.727435                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103632.727435                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103632.727435                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103632.727435                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103632.727435                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996681                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015207389                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192672.546436                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996681                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12247515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12247515                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12247515                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12247515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12247515                       # number of overall hits
system.cpu2.icache.overall_hits::total       12247515                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3310013                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3310013                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3310013                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3310013                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3310013                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3310013                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12247532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12247532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12247532                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12247532                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12247532                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12247532                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 194706.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 194706.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 194706.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2677823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2677823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2677823                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 191273.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39892                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168918741                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40148                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.401141                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.871274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.128726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905747                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094253                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9553515                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9553515                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7230818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7230818                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17322                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16784333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16784333                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16784333                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16784333                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120846                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120846                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13423927700                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13423927700                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13423927700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13423927700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13423927700                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13423927700                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9674361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9674361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7230818                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7230818                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16905179                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16905179                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16905179                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16905179                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012491                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111082.929514                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111082.929514                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111082.929514                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111082.929514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111082.929514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111082.929514                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9063                       # number of writebacks
system.cpu2.dcache.writebacks::total             9063                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80954                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80954                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80954                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80954                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39892                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39892                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39892                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3512908207                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3512908207                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3512908207                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3512908207                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3512908207                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3512908207                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88060.468440                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88060.468440                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88060.468440                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88060.468440                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88060.468440                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88060.468440                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
