

================================================================
== Vivado HLS Report for 'one_stage29'
================================================================
* Date:           Thu May  5 03:03:18 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_task_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     66|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      55|    183|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |c_V_6_fu_125_p2   |     +    |      0|  0|  14|          10|          10|
    |s_V_fu_120_p2     |     +    |      0|  0|  14|          10|          10|
    |c_V_fu_115_p2     |     -    |      0|  0|  14|          10|          10|
    |s_V_6_fu_130_p2   |     -    |      0|  0|  14|          10|          10|
    |ap_condition_122  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2   |    or    |      0|  0|   2|           1|           1|
    |r_V_6_fu_99_p3    |  select  |      0|  0|   2|           1|           2|
    |r_V_fu_83_p3      |  select  |      0|  0|   2|           1|           2|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  66|          45|          47|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |s_current_cos_V_V_blk_n    |   9|          2|    1|          2|
    |s_current_sin_V_V_blk_n    |   9|          2|    1|          2|
    |s_current_theta_V_V_blk_n  |   9|          2|    1|          2|
    |s_output_cos_V_V_blk_n     |   9|          2|    1|          2|
    |s_output_cos_V_V_din       |  15|          3|   10|         30|
    |s_output_sin_V_V_blk_n     |   9|          2|    1|          2|
    |s_output_sin_V_V_din       |  15|          3|   10|         30|
    |s_output_theta_V_V_blk_n   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         25|   29|         79|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |r_V_6_reg_158     |  10|   0|   10|          0|
    |r_V_reg_152       |  10|   0|   10|          0|
    |start_once_reg    |   1|   0|    1|          0|
    |tmp_12_reg_164    |   1|   0|    1|          0|
    |tmp_V_52_reg_147  |  10|   0|   10|          0|
    |tmp_V_53_reg_135  |  10|   0|   10|          0|
    |tmp_V_54_reg_141  |  10|   0|   10|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  55|   0|   55|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     one_stage29     | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     one_stage29     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     one_stage29     | return value |
|start_out                    | out |    1| ap_ctrl_hs |     one_stage29     | return value |
|start_write                  | out |    1| ap_ctrl_hs |     one_stage29     | return value |
|s_current_cos_V_V_dout       |  in |   10|   ap_fifo  |  s_current_cos_V_V  |    pointer   |
|s_current_cos_V_V_empty_n    |  in |    1|   ap_fifo  |  s_current_cos_V_V  |    pointer   |
|s_current_cos_V_V_read       | out |    1|   ap_fifo  |  s_current_cos_V_V  |    pointer   |
|s_current_sin_V_V_dout       |  in |   10|   ap_fifo  |  s_current_sin_V_V  |    pointer   |
|s_current_sin_V_V_empty_n    |  in |    1|   ap_fifo  |  s_current_sin_V_V  |    pointer   |
|s_current_sin_V_V_read       | out |    1|   ap_fifo  |  s_current_sin_V_V  |    pointer   |
|s_current_theta_V_V_dout     |  in |   10|   ap_fifo  | s_current_theta_V_V |    pointer   |
|s_current_theta_V_V_empty_n  |  in |    1|   ap_fifo  | s_current_theta_V_V |    pointer   |
|s_current_theta_V_V_read     | out |    1|   ap_fifo  | s_current_theta_V_V |    pointer   |
|s_output_cos_V_V_din         | out |   10|   ap_fifo  |   s_output_cos_V_V  |    pointer   |
|s_output_cos_V_V_full_n      |  in |    1|   ap_fifo  |   s_output_cos_V_V  |    pointer   |
|s_output_cos_V_V_write       | out |    1|   ap_fifo  |   s_output_cos_V_V  |    pointer   |
|s_output_sin_V_V_din         | out |   10|   ap_fifo  |   s_output_sin_V_V  |    pointer   |
|s_output_sin_V_V_full_n      |  in |    1|   ap_fifo  |   s_output_sin_V_V  |    pointer   |
|s_output_sin_V_V_write       | out |    1|   ap_fifo  |   s_output_sin_V_V  |    pointer   |
|s_output_theta_V_V_din       | out |   10|   ap_fifo  |  s_output_theta_V_V |    pointer   |
|s_output_theta_V_V_full_n    |  in |    1|   ap_fifo  |  s_output_theta_V_V |    pointer   |
|s_output_theta_V_V_write     | out |    1|   ap_fifo  |  s_output_theta_V_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

