Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Apr 30 15:33:54 2025
| Host         : FPGA14L running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              52 |           26 |
| Yes          | No                    | Yes                    |             139 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  i2s/clkw0/inst/clk_out1 |                                   | i2s/bclk_i_1_n_0 |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[24]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[23]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[22]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[21]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[20]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[19]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[17]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[16]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[15]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[14]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[31]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[30]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[29]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[28]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[27]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[26]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[25]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2s/clkw0/inst/clk_out1 | i2s/lreg[18]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                                   | i2s/dest_rst     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG           | lt/filter_i/output_reg/E[0]       | i2s/dest_rst     |                2 |              5 |         2.50 |
|  i2s/clkw0/inst/clk_out1 |                                   |                  |                2 |              5 |         2.50 |
|  i2s/clkw0/inst/clk_out1 | i2s/en                            | i2s/dest_rst     |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG           |                                   |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG           | i2s/E[0]                          | i2s/dest_rst     |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG           | i2s/tdata_pcm0__0                 |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           | lt/log_i/output_reg/E[0]          | i2s/dest_rst     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           | i2s/xpm_cdc_pulse_inst/dest_pulse |                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG           | i2s/tdata_prev[0][18]_i_1_n_0     | i2s/dest_rst     |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG           | i2s/tdata_prev[2][18]_i_1_n_0     | i2s/dest_rst     |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG           | i2s/tdata_prev[1][18]_i_1_n_0     | i2s/dest_rst     |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG           | i2s/tdata_prev                    | i2s/dest_rst     |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG           | lt/abs_value_i/output_reg/E[0]    | i2s/dest_rst     |                5 |             20 |         4.00 |
+--------------------------+-----------------------------------+------------------+------------------+----------------+--------------+


