------------------------------------------------------------------
-- alt4gxb parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION alt4gxb (
	aeq_togxb[number_of_channels*4-1..0],
	cal_blk_clk,
	cal_blk_powerdown,
	fixedclk,
	fixedclk_fast[6*number_of_quads-1..0],
	gxb_powerdown[gxb_powerdown_width-1..0],
	pipe8b10binvpolarity[number_of_channels-1..0],
	pll_inclk,
	pll_inclk_rx_cruclk[reconfig_pll_inclk_width-1..0],
	pll_powerdown[pll_control_width-1..0],
	powerdn[number_of_channels*2-1..0],
	rateswitch[number_of_channels-1..0],
	reconfig_clk,
	reconfig_togxb[reconfig_togxb_port_width-1..0],
	rx_a1a2size[number_of_channels-1..0],
	rx_analogreset[rx_digitalreset_port_width-1..0],
	rx_bitslip[number_of_channels-1..0],
	rx_coreclk[number_of_channels-1..0],
	rx_cruclk[number_of_channels-1..0],
	rx_datain[number_of_channels-1..0],
	rx_digitalreset[rx_digitalreset_port_width-1..0],
	rx_elecidleinfersel[number_of_channels*3-1..0],
	rx_enabyteord[number_of_channels-1..0],
	rx_enapatternalign[number_of_channels-1..0],
	rx_invpolarity[number_of_channels-1..0],
	rx_locktodata[number_of_channels-1..0],
	rx_locktorefclk[number_of_channels-1..0],
	rx_phfifordenable[number_of_channels-1..0],
	rx_phfiforeset[number_of_channels-1..0],
	rx_phfifowrdisable[number_of_channels-1..0],
	rx_powerdown[number_of_channels-1..0],
	rx_prbscidenable[number_of_channels-1..0],
	rx_revbitorderwa[number_of_channels-1..0],
	rx_revbyteorderwa[number_of_channels-1..0],
	rx_rmfifordena[number_of_channels-1..0],
	rx_rmfiforeset[number_of_channels-1..0],
	rx_rmfifowrena[number_of_channels-1..0],
	rx_seriallpbken[number_of_channels-1..0],
	rx_seriallpbkin[number_of_channels-1..0],
	scanclk,
	scanin[22..0],
	scanmode,
	scanshift,
	testin[999..0],
	tx_bitslipboundaryselect[number_of_channels*5-1..0],
	tx_coreclk[number_of_channels-1..0],
	tx_ctrlenable[number_of_channels*tx_dwidth_factor-1..0],
	tx_datain[tx_channel_width*number_of_channels-1..0],
	tx_datainfull[tx_datainfull_width*number_of_channels-1..0],
	tx_detectrxloop[number_of_channels-1..0],
	tx_digitalreset[tx_digitalreset_port_width-1..0],
	tx_dispval[number_of_channels*tx_dwidth_factor-1..0],
	tx_forcedisp[number_of_channels*tx_dwidth_factor-1..0],
	tx_forcedispcompliance[number_of_channels-1..0],
	tx_forceelecidle[number_of_channels-1..0],
	tx_invpolarity[number_of_channels-1..0],
	tx_phfiforeset[number_of_channels-1..0],
	tx_pipedeemph[number_of_channels-1..0],
	tx_pipemargin[number_of_channels*3-1..0],
	tx_pipeswing[number_of_channels-1..0],
	tx_pllreset,
	tx_revparallellpbken[number_of_channels-1..0],
	tx_revseriallpbkin[number_of_channels-1..0]
)
WITH (
	advanced_calibration_clocking,
	base_data_rate,
	clk_div_use_vco_bypass,
	cmu_clk_div_use_coreclk_out_post_divider,
	cmu_offset_all_errors_align,
	cmu_pll_inclk_log_index,
	cmu_pll_log_index,
	cmu_pll_reconfig_inclk_log_index,
	cmu_pll_reconfig_log_index,
	effective_data_rate,
	elec_idle_infer_enable,
	enable_0ppm,
	enable_adce,
	enable_lc_tx_pll,
	enable_pll_cascade,
	enable_pll_inclk_drive_rx_cru,
	enable_pma_direct,
	enable_pma_xn_bonding,
	equalizer_ctrl_a_setting,
	equalizer_ctrl_b_setting,
	equalizer_ctrl_c_setting,
	equalizer_ctrl_d_setting,
	equalizer_ctrl_v_setting,
	equalizer_dcgain_setting,
	gen_reconfig_pll,
	gx_channel_type,
	gxb_analog_power,
	gxb_powerdown_width = 1,
	hip_enable,
	input_clock_frequency,
	intended_device_speed_grade,
	intended_device_variant,
	loopback_mode,
	number_of_channels = 1,
	number_of_quads = 1,
	operation_mode,
	pll_control_width = 1,
	pll_pfd_fb_mode,
	preemphasis_ctrl_1stposttap_setting,
	preemphasis_ctrl_2ndposttap_inv_setting,
	preemphasis_ctrl_2ndposttap_setting,
	preemphasis_ctrl_pretap_inv_setting,
	preemphasis_ctrl_pretap_setting,
	protocol,
	receiver_termination,
	reconfig_base_data_rate,
	reconfig_calibration,
	reconfig_dprio_mode,
	reconfig_fromgxb_port_width = 1,
	reconfig_input_clock_frequency,
	reconfig_pll_inclk_width = 1,
	reconfig_protocol,
	reconfig_togxb_port_width = 3,
	rx_0ppm_core_clock,
	rx_8b_10b_compatibility_mode,
	rx_8b_10b_mode,
	rx_adaptive_equalization_mode,
	rx_align_loss_sync_error_num,
	rx_align_pattern,
	rx_align_pattern_length,
	rx_align_to_deskew_pattern_pos_disp_only,
	rx_allow_align_polarity_inversion,
	rx_allow_pipe_polarity_inversion,
	rx_bitslip_enable,
	rx_byte_order_pad_pattern,
	rx_byte_order_pattern,
	rx_byte_order_pld_ctrl_enable,
	rx_byte_ordering_mode,
	rx_cdrctrl_enable,
	rx_channel_bonding,
	rx_channel_width = 8,
	rx_common_mode,
	rx_cru_bandwidth_type,
	rx_cru_inclk_log_index,
	rx_cru_inclock0_period,
	rx_cru_inclock1_period,
	rx_cru_inclock2_period,
	rx_cru_inclock3_period,
	rx_cru_inclock4_period,
	rx_cru_inclock5_period,
	rx_cru_inclock6_period,
	rx_cru_inclock7_period,
	rx_cru_inclock8_period,
	rx_cru_inclock9_period,
	rx_cru_m_divider,
	rx_cru_n_divider,
	rx_cru_refclk_divide_by,
	rx_cru_refclk_divider,
	rx_cru_refclk_multiply_by,
	rx_cru_use_refclk_pin,
	rx_cru_vco_post_scale_divider,
	rx_custom_deskew_pattern,
	rx_data_rate,
	rx_data_rate_remainder,
	rx_dataoutfull_width = 64,
	rx_datapath_low_latency_mode,
	rx_datapath_protocol,
	rx_deskew_pattern,
	rx_digitalreset_port_width = 1,
	rx_disable_auto_idle_insertion,
	rx_disable_running_disp_in_word_align,
	rx_dprio_mode,
	rx_dwidth_factor = 2,
	rx_enable_bit_reversal,
	rx_enable_dc_coupling,
	rx_enable_deep_align_byte_swap,
	rx_enable_lock_to_data_sig,
	rx_enable_lock_to_refclk_sig,
	rx_enable_self_test_mode,
	rx_enable_true_complement_match_in_word_align,
	rx_flip_rx_out,
	rx_force_freq_det_high,
	rx_force_freq_det_low,
	rx_force_signal_detect,
	rx_force_signal_detect_dig,
	rx_ignore_lock_detect,
	rx_infiniband_invalid_code,
	rx_insert_pad_on_underflow,
	rx_num_align_code_groups_in_ordered_set,
	rx_num_align_cons_good_data,
	rx_num_align_cons_pat,
	rx_phfiforegmode,
	rx_pll_sim_clkout_phase_shift,
	rx_ppmselect,
	rx_rate_match_almost_empty_threshold,
	rx_rate_match_almost_full_threshold,
	rx_rate_match_back_to_back,
	rx_rate_match_delete_threshold,
	rx_rate_match_empty_threshold,
	rx_rate_match_fifo_mode,
	rx_rate_match_full_threshold,
	rx_rate_match_insert_threshold,
	rx_rate_match_ordered_set_based,
	rx_rate_match_pattern1,
	rx_rate_match_pattern2,
	rx_rate_match_pattern_size,
	rx_rate_match_reset_enable,
	rx_rate_match_skip_set_based,
	rx_rate_match_start_threshold,
	rx_reconfig_clk_scheme,
	rx_run_length,
	rx_run_length_enable,
	rx_self_test_mode,
	rx_signal_detect_threshold,
	rx_use_align_state_machine,
	rx_use_clkout,
	rx_use_coreclk,
	rx_use_cruclk,
	rx_use_deserializer_double_data_mode,
	rx_use_deskew_fifo,
	rx_use_double_data_mode,
	rx_use_pipe8b10binvpolarity,
	rx_use_rate_match_pattern1_only,
	rx_use_rising_edge_triggered_pattern_align,
	rx_word_aligner_num_byte = 1,
	sim_dump_dprio_internal_reg_at_time,
	sim_dump_filename,
	starting_channel_number,
	transmitter_termination,
	tx_0ppm_core_clock,
	tx_8b_10b_compatibility_mode,
	tx_8b_10b_mode,
	tx_allow_polarity_inversion,
	tx_analog_power,
	tx_bitslip_enable,
	tx_channel_bonding,
	tx_channel_width = 8,
	tx_clkout_width = 1,
	tx_common_mode,
	tx_data_rate,
	tx_data_rate_remainder,
	tx_datainfull_width = 44,
	tx_datapath_low_latency_mode,
	tx_digitalreset_port_width = 1,
	tx_dprio_mode,
	tx_dwidth_factor = 2,
	tx_enable_bit_reversal,
	tx_enable_idle_selection,
	tx_enable_self_test_mode,
	tx_enable_symbol_swap,
	tx_flip_tx_in,
	tx_force_disparity_mode,
	tx_force_echar,
	tx_force_kchar,
	tx_low_speed_test_select,
	tx_phfiforegmode,
	tx_pll_bandwidth_type,
	tx_pll_clock_post_divider,
	tx_pll_inclk0_period,
	tx_pll_inclk1_period,
	tx_pll_inclk2_period,
	tx_pll_inclk3_period,
	tx_pll_inclk4_period,
	tx_pll_inclk5_period,
	tx_pll_inclk6_period,
	tx_pll_inclk7_period,
	tx_pll_inclk8_period,
	tx_pll_inclk9_period,
	tx_pll_m_divider,
	tx_pll_n_divider,
	tx_pll_pfd_clk_select,
	tx_pll_refclk_divide_by,
	tx_pll_refclk_divider,
	tx_pll_refclk_multiply_by,
	tx_pll_sim_clkout_phase_shift,
	tx_pll_type,
	tx_pll_use_refclk_pin,
	tx_pll_vco_post_scale_divider,
	tx_reconfig_clk_scheme,
	tx_reconfig_data_rate,
	tx_reconfig_data_rate_remainder,
	tx_reconfig_pll_bandwidth_type,
	tx_reconfig_pll_m_divider,
	tx_reconfig_pll_n_divider,
	tx_reconfig_pll_vco_post_scale_divider,
	tx_refclk_divide_by,
	tx_self_test_mode,
	tx_slew_rate,
	tx_transmit_protocol,
	tx_use_coreclk,
	tx_use_double_data_mode,
	tx_use_serializer_double_data_mode,
	use_calibration_block,
	use_global_clk_divider,
	vod_ctrl_setting
)
RETURNS (
	aeq_fromgxb[number_of_channels*6-1..0],
	cal_blk_calibrationstatus[4..0],
	coreclkout[number_of_quads-1..0],
	hip_tx_clkout[number_of_channels-1..0],
	pipedatavalid[number_of_channels-1..0],
	pipeelecidle[number_of_channels-1..0],
	pipephydonestatus[number_of_channels-1..0],
	pipestatus[number_of_channels*3-1..0],
	pll_locked[pll_control_width-1..0],
	pll_locked_alt[pll_control_width-1..0],
	rateswitchbaseclock[number_of_quads-1..0],
	reconfig_fromgxb[reconfig_fromgxb_port_width-1..0],
	reconfig_fromgxb_oe[number_of_quads-1..0],
	rx_a1a2sizeout[number_of_channels*rx_dwidth_factor-1..0],
	rx_a1detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_a2detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_bistdone[number_of_channels-1..0],
	rx_bisterr[number_of_channels-1..0],
	rx_bitslipboundaryselectout[number_of_channels*5-1..0],
	rx_byteorderalignstatus[number_of_channels-1..0],
	rx_channelaligned[number_of_quads-1..0],
	rx_clkout[number_of_channels-1..0],
	rx_ctrldetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_dataout[rx_channel_width*number_of_channels-1..0],
	rx_dataoutfull[rx_dataoutfull_width*number_of_channels-1..0],
	rx_disperr[number_of_channels*rx_dwidth_factor-1..0],
	rx_errdetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_freqlocked[number_of_channels-1..0],
	rx_k1detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_k2detect[number_of_channels*2-1..0],
	rx_patterndetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_phase_comp_fifo_error[number_of_channels-1..0],
	rx_phfifooverflow[number_of_channels-1..0],
	rx_phfifounderflow[number_of_channels-1..0],
	rx_pipebufferstat[number_of_channels*4-1..0],
	rx_pll_locked[number_of_channels-1..0],
	rx_recovclkout[number_of_channels-1..0],
	rx_revseriallpbkout[number_of_channels-1..0],
	rx_rlv[number_of_channels-1..0],
	rx_rmfifoalmostempty[number_of_channels-1..0],
	rx_rmfifoalmostfull[number_of_channels-1..0],
	rx_rmfifodatadeleted[number_of_channels*rx_dwidth_factor-1..0],
	rx_rmfifodatainserted[number_of_channels*rx_dwidth_factor-1..0],
	rx_rmfifoempty[number_of_channels-1..0],
	rx_rmfifofull[number_of_channels-1..0],
	rx_runningdisp[number_of_channels*rx_dwidth_factor-1..0],
	rx_signaldetect[number_of_channels-1..0],
	rx_syncstatus[number_of_channels*rx_dwidth_factor-1..0],
	tx_clkout[tx_clkout_width-1..0],
	tx_dataout[number_of_channels-1..0],
	tx_phase_comp_fifo_error[number_of_channels-1..0],
	tx_phfifooverflow[number_of_channels-1..0],
	tx_phfifounderflow[number_of_channels-1..0],
	tx_seriallpbkout[number_of_channels-1..0]
);
