Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug  8 22:06:50 2024
| Host         : COURIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PruebaTOP_wrapper_timing_summary_routed.rpt -pb PruebaTOP_wrapper_timing_summary_routed.pb -rpx PruebaTOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PruebaTOP_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (97)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (97)
-------------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.048        0.000                      0                   21        0.264        0.000                      0                   21        2.000        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clock                         {0.000 4.000}        8.000           125.000         
  clk_out1_PruebaTOP_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_PruebaTOP_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_out1_PruebaTOP_clk_wiz_0_0        6.048        0.000                      0                   21        0.264        0.000                      0                   21        4.500        0.000                       0                    13  
  clkfbout_PruebaTOP_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                                                          
(none)                          clkfbout_PruebaTOP_clk_wiz_0_0                                  
(none)                                                          clk_out1_PruebaTOP_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PruebaTOP_clk_wiz_0_0
  To Clock:  clk_out1_PruebaTOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.681ns (17.418%)  route 3.229ns (82.582%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/Q
                         net (fo=1, routed)           0.723     0.129    PruebaTOP_i/LMX2594_0/inst/internaCLK_reg_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.230 r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg_n_0_BUFG_inst/O
                         net (fo=35, routed)          2.506     2.736    PruebaTOP_i/LMX2594_0/inst/internaCLK_reg_n_0_BUFG
    SLICE_X48Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.860 r  PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1/O
                         net (fo=1, routed)           0.000     2.860    PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/C
                         clock pessimism              0.626     8.951    
                         clock uncertainty           -0.072     8.879    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.029     8.908    PruebaTOP_i/LMX2594_0/inst/internaCLK_reg
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.704ns (26.200%)  route 1.983ns (73.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 8.326 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.809     1.638    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.494     8.326    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
                         clock pessimism              0.601     8.927    
                         clock uncertainty           -0.072     8.855    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.429     8.426    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.704ns (26.200%)  route 1.983ns (73.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 8.326 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.809     1.638    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.494     8.326    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/C
                         clock pessimism              0.601     8.927    
                         clock uncertainty           -0.072     8.855    
    SLICE_X49Y47         FDRE (Setup_fdre_C_R)       -0.429     8.426    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     1.499    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
                         clock pessimism              0.626     8.951    
                         clock uncertainty           -0.072     8.879    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.450    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     1.499    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                         clock pessimism              0.626     8.951    
                         clock uncertainty           -0.072     8.879    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.450    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     1.499    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C
                         clock pessimism              0.626     8.951    
                         clock uncertainty           -0.072     8.879    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.450    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     1.499    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C
                         clock pessimism              0.626     8.951    
                         clock uncertainty           -0.072     8.879    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.450    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.704ns (31.447%)  route 1.535ns (68.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     1.189    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.704ns (31.447%)  route 1.535ns (68.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     1.189    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@10.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.704ns (31.447%)  route 1.535ns (68.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.667    -1.049    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/Q
                         net (fo=2, routed)           1.004     0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.535 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.170     0.705    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.829 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     1.189    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493     8.325    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.409    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.301 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.301    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2_n_4
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.415    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.300 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1_n_7
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.409    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.298 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.298    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1_n_5
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    -0.670    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.296 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.296    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]_i_1_n_7
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.910    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
                         clock pessimism              0.240    -0.670    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105    -0.565    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.408    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.297 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.297    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2_n_5
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/Q
                         net (fo=3, routed)           0.130    -0.399    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.291 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.291    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1_n_4
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.292ns (71.884%)  route 0.114ns (28.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.415    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.264 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.264    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]_i_1_n_6
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    -0.670    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.411    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.260 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.260    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]_i_1_n_6
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.910    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/C
                         clock pessimism              0.240    -0.670    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105    -0.565    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.561    -0.671    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.530 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.361    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.316 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.316    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.246 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.246    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]_i_2_n_7
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105    -0.566    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PruebaTOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns - clk_out1_PruebaTOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (54.033%)  route 0.197ns (45.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    -0.670    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/Q
                         net (fo=2, routed)           0.127    -0.402    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3/O
                         net (fo=2, routed)           0.070    -0.287    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_3_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.242 r  PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.242    PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/C
                         clock pessimism              0.256    -0.655    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091    -0.564    PruebaTOP_i/LMX2594_0/inst/internaCLK_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PruebaTOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PruebaTOP_clk_wiz_0_0
  To Clock:  clkfbout_PruebaTOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PruebaTOP_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   PruebaTOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_cc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.089ns (66.176%)  route 2.090ns (33.824%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_cc_reg/C
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_cc_reg/Q
                         net (fo=2, routed)           2.090     2.546    ck_io4_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     6.179 r  ck_io4_OBUF_inst/O
                         net (fo=0)                   0.000     6.179    ck_io4
    V15                                                               r  ck_io4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_sclk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.220ns (71.301%)  route 1.698ns (28.699%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_sclk_reg/C
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_sclk_reg/Q
                         net (fo=7, routed)           1.698     2.117    ck_io1_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.801     5.918 r  ck_io1_OBUF_inst/O
                         net (fo=0)                   0.000     5.918    ck_io1
    U12                                                               r  ck_io1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_sdat_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ck_io2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.080ns (69.340%)  route 1.804ns (30.660%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDSE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_sdat_reg/C
    SLICE_X113Y96        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_sdat_reg/Q
                         net (fo=1, routed)           1.804     2.260    ck_io2_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     5.884 r  ck_io2_OBUF_inst/O
                         net (fo=0)                   0.000     5.884    ck_io2
    U13                                                               r  ck_io2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_csb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ck_io0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 4.039ns (70.066%)  route 1.726ns (29.934%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDSE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_csb_reg/C
    SLICE_X113Y93        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_csb_reg/Q
                         net (fo=2, routed)           1.726     2.182    ck_io0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583     5.765 r  ck_io0_OBUF_inst/O
                         net (fo=0)                   0.000     5.765    ck_io0
    T14                                                               r  ck_io0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_ena_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 1.613ns (33.316%)  route 3.229ns (66.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  LMX2594_ena_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_ena_0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  LMX2594_ena_0_IBUF_inst/O
                         net (fo=7, routed)           3.229     4.693    PruebaTOP_i/LMX2594_0/inst/LMX2594_ena
    SLICE_X112Y95        LUT3 (Prop_lut3_I2_O)        0.150     4.843 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     4.843    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[6]_i_2_n_0
    SLICE_X112Y95        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_ena_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 1.587ns (32.956%)  route 3.229ns (67.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  LMX2594_ena_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_ena_0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  LMX2594_ena_0_IBUF_inst/O
                         net (fo=7, routed)           3.229     4.693    PruebaTOP_i/LMX2594_0/inst/LMX2594_ena
    SLICE_X112Y95        LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.817    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[0]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_ena_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.807ns  (logic 1.587ns (33.025%)  route 3.219ns (66.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  LMX2594_ena_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_ena_0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  LMX2594_ena_0_IBUF_inst/O
                         net (fo=7, routed)           3.219     4.683    PruebaTOP_i/LMX2594_0/inst/LMX2594_ena
    SLICE_X112Y95        LUT3 (Prop_lut3_I2_O)        0.124     4.807 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.807    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[4]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_ena_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.571ns  (logic 1.587ns (34.726%)  route 2.984ns (65.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  LMX2594_ena_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_ena_0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  LMX2594_ena_0_IBUF_inst/O
                         net (fo=7, routed)           2.984     4.447    PruebaTOP_i/LMX2594_0/inst/LMX2594_ena
    SLICE_X112Y94        LUT3 (Prop_lut3_I2_O)        0.124     4.571 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.571    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_cc_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.384ns  (logic 1.542ns (35.181%)  route 2.842ns (64.819%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.842     4.384    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X113Y93        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_cc_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_csb_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.384ns  (logic 1.542ns (35.181%)  route 2.842ns (64.819%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.842     4.384    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X113Y93        FDSE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_csb_reg/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[9]/C
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[9]/Q
                         net (fo=1, routed)           0.085     0.226    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[9]
    SLICE_X111Y94        LUT2 (Prop_lut2_I0_O)        0.045     0.271 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.271    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[10]
    SLICE_X111Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[1]/C
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[1]/Q
                         net (fo=1, routed)           0.097     0.238    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[1]
    SLICE_X110Y93        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.283    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[2]
    SLICE_X110Y93        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[5]/C
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[5]/Q
                         net (fo=1, routed)           0.115     0.256    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[5]
    SLICE_X110Y94        LUT2 (Prop_lut2_I0_O)        0.045     0.301 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.301    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[6]
    SLICE_X110Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg[0]/C
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.145     0.286    PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg_n_0_[0]
    SLICE_X113Y96        LUT5 (Prop_lut5_I4_O)        0.045     0.331 r  PruebaTOP_i/LMX2594_0/inst/BIT_CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    PruebaTOP_i/LMX2594_0/inst/BIT_CNT[0]_i_1_n_0
    SLICE_X113Y96        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/BIT_CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/FSM_sequential_STT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.089%)  route 0.146ns (43.911%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/FSM_sequential_STT_reg[0]/C
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/FSM_sequential_STT_reg[0]/Q
                         net (fo=30, routed)          0.146     0.287    PruebaTOP_i/LMX2594_0/inst/STT[0]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.045     0.332 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[11]/C
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[11]/Q
                         net (fo=1, routed)           0.158     0.299    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[11]
    SLICE_X111Y94        LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.344    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[12]
    SLICE_X111Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[14]/C
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[14]/Q
                         net (fo=1, routed)           0.158     0.299    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[14]
    SLICE_X113Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     0.344    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[15]
    SLICE_X113Y95        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[2]/C
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[2]/Q
                         net (fo=1, routed)           0.162     0.303    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[2]
    SLICE_X110Y93        LUT3 (Prop_lut3_I0_O)        0.045     0.348 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[3]
    SLICE_X110Y93        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[6]/C
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[6]/Q
                         net (fo=1, routed)           0.162     0.303    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg_n_0_[6]
    SLICE_X110Y94        LUT3 (Prop_lut3_I0_O)        0.045     0.348 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.348    PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg[7]
    SLICE_X110Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_data_tx_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.144     0.308    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg_n_0_[2]
    SLICE_X112Y94        LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg[3]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/LMX2594_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PruebaTOP_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PruebaTOP_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PruebaTOP_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    PruebaTOP_i/clk_wiz_0/inst/clkfbout_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  PruebaTOP_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    PruebaTOP_i/clk_wiz_0/inst/clkfbout_buf_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PruebaTOP_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clkfbout_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    PruebaTOP_i/clk_wiz_0/inst/clkfbout_buf_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_PruebaTOP_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.666ns (19.551%)  route 6.856ns (80.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.809     8.523    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.494    -1.674    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.666ns (19.551%)  route 6.856ns (80.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.809     8.523    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.494    -1.674    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[9]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.384ns  (logic 1.666ns (19.874%)  route 6.718ns (80.126%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     8.384    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.384ns  (logic 1.666ns (19.874%)  route 6.718ns (80.126%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     8.384    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.384ns  (logic 1.666ns (19.874%)  route 6.718ns (80.126%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     8.384    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.384ns  (logic 1.666ns (19.874%)  route 6.718ns (80.126%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.670     8.384    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 1.666ns (20.637%)  route 6.408ns (79.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     8.074    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 1.666ns (20.637%)  route 6.408ns (79.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     8.074    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 1.666ns (20.637%)  route 6.408ns (79.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     8.074    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 1.666ns (20.637%)  route 6.408ns (79.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          6.048     7.590    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.360     8.074    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.493    -1.675    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.045ns  (logic 0.354ns (11.642%)  route 2.690ns (88.358%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.690     3.000    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.045     3.045 r  PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1/O
                         net (fo=1, routed)           0.000     3.045    PruebaTOP_i/LMX2594_0/inst/internaCLK_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X48Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/internaCLK_reg/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.245ns  (logic 0.354ns (10.922%)  route 2.891ns (89.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.128     3.245    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[0]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.245ns  (logic 0.354ns (10.922%)  route 2.891ns (89.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.128     3.245    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[1]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.245ns  (logic 0.354ns (10.922%)  route 2.891ns (89.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.128     3.245    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[2]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.245ns  (logic 0.354ns (10.922%)  route 2.891ns (89.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.128     3.245    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y45         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[3]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.378ns  (logic 0.354ns (10.493%)  route 3.024ns (89.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.261     3.378    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[4]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.378ns  (logic 0.354ns (10.493%)  route 3.024ns (89.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.261     3.378    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[5]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.378ns  (logic 0.354ns (10.493%)  route 3.024ns (89.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.261     3.378    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[6]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.378ns  (logic 0.354ns (10.493%)  route 3.024ns (89.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.261     3.378    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829    -0.911    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y46         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[7]/C

Slack:                    inf
  Source:                 LMX2594_rst_0
                            (input port)
  Destination:            PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PruebaTOP_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.432ns  (logic 0.354ns (10.329%)  route 3.077ns (89.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  LMX2594_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    LMX2594_rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  LMX2594_rst_0_IBUF_inst/O
                         net (fo=36, routed)          2.763     3.072    PruebaTOP_i/LMX2594_0/inst/LMX2594_rst
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.117 r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1/O
                         net (fo=10, routed)          0.315     3.432    PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler[0]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PruebaTOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PruebaTOP_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PruebaTOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PruebaTOP_i/clk_wiz_0/inst/clk_in1_PruebaTOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PruebaTOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PruebaTOP_i/clk_wiz_0/inst/clk_out1_PruebaTOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PruebaTOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.910    PruebaTOP_i/LMX2594_0/inst/LMX2594_clk_in
    SLICE_X49Y47         FDRE                                         r  PruebaTOP_i/LMX2594_0/inst/clk_inst.prescaler_reg[8]/C





