

================================================================
== Vivado HLS Report for 'parta1_3'
================================================================
* Date:           Thu Oct  4 00:57:03 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_common  |    ?|    ?|        13|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      3|       0|    820|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    202|
|Register         |        -|      -|     613|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     613|   1022|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |parta1_3_mac_mulabkb_U1  |parta1_3_mac_mulabkb  | i0 * i1 + i2 |
    |parta1_3_mac_mulabkb_U2  |parta1_3_mac_mulabkb  | i0 * i1 + i2 |
    |parta1_3_mac_mulabkb_U3  |parta1_3_mac_mulabkb  | i0 * i1 + i2 |
    |parta1_3_mac_mulabkb_U4  |parta1_3_mac_mulabkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |grp_fu_231_p2       |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_260_p2       |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_275_p2       |     +    |      0|  0|  38|          31|           1|
    |k_1_3_fu_497_p2     |     +    |      0|  0|  39|           3|          32|
    |nA_op_op_fu_302_p2  |     +    |      0|  0|  39|           2|          32|
    |next_mul_fu_245_p2  |     +    |      0|  0|  45|           7|          38|
    |tmp_11_fu_379_p2    |     +    |      0|  0|  21|          15|          15|
    |tmp_14_fu_414_p2    |     +    |      0|  0|  21|          15|          15|
    |tmp_17_fu_449_p2    |     +    |      0|  0|  21|          15|          15|
    |tmp_20_fu_483_p2    |     +    |      0|  0|  21|          15|          15|
    |tmp_8_1_fu_428_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_8_2_fu_463_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_8_3_fu_503_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_393_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_285_p2     |     +    |      0|  0|  21|          15|          15|
    |p_neg_fu_315_p2     |     -    |      0|  0|  39|           3|          32|
    |p_neg_t_fu_330_p2   |     -    |      0|  0|  37|           1|          30|
    |tmp_26_fu_370_p2    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_270_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_1_fu_405_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_2_fu_440_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_3_fu_474_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_255_p2       |   icmp   |      0|  0|  18|          32|          32|
    |k_1_1_fu_434_p2     |    or    |      0|  0|  32|          32|           2|
    |k_1_2_fu_468_p2     |    or    |      0|  0|  32|          32|           2|
    |k_1_s_fu_399_p2     |    or    |      0|  0|  32|          32|           1|
    |tmp_23_fu_346_p3    |  select  |      0|  0|  30|           1|          30|
    |tmp_24_fu_354_p3    |  select  |      0|  0|  30|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      3|  0| 820|         573|         659|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |A_address0       |  27|          5|   14|         70|
    |B_address0       |  27|          5|   14|         70|
    |C_d0             |  27|          5|   32|        160|
    |ap_NS_fsm        |  85|         17|    1|         17|
    |i_reg_178        |   9|          2|   31|         62|
    |j_reg_200        |   9|          2|   31|         62|
    |k_reg_211        |   9|          2|   32|         64|
    |phi_mul_reg_189  |   9|          2|   38|         76|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 202|         40|  193|        581|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |C_addr_reg_599    |  14|   0|   14|          0|
    |C_load_reg_623    |  32|   0|   32|          0|
    |ap_CS_fsm         |  16|   0|   16|          0|
    |i_1_reg_578       |  31|   0|   31|          0|
    |i_reg_178         |  31|   0|   31|          0|
    |j_1_reg_586       |  31|   0|   31|          0|
    |j_reg_200         |  31|   0|   31|          0|
    |k_1_3_reg_689     |  32|   0|   32|          0|
    |k_reg_211         |  32|   0|   32|          0|
    |next_mul_reg_570  |  38|   0|   38|          0|
    |phi_mul_reg_189   |  38|   0|   38|          0|
    |reg_223           |  32|   0|   32|          0|
    |reg_227           |  32|   0|   32|          0|
    |reg_237           |  32|   0|   32|          0|
    |tmp_1_reg_561     |  15|   0|   15|          0|
    |tmp_25_reg_604    |  30|   0|   32|          2|
    |tmp_26_reg_609    |   1|   0|    1|          0|
    |tmp_3_reg_591     |  15|   0|   15|          0|
    |tmp_5_1_reg_633   |   1|   0|    1|          0|
    |tmp_5_2_reg_652   |   1|   0|    1|          0|
    |tmp_7_2_reg_666   |  32|   0|   32|          0|
    |tmp_8_1_reg_647   |  32|   0|   32|          0|
    |tmp_8_2_reg_671   |  32|   0|   32|          0|
    |tmp_8_reg_628     |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 613|   0|  615|          2|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_3   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_3   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_3   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_3   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_3   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_3   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

