v {xschem version=3.4.6RC file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 90 -540 90 -280 {}
L 4 1830 -540 1830 -280 {}
L 4 90 -540 1830 -540 {}
L 4 90 -280 1830 -280 {}
L 4 1110 -120 1830 -120 {}
L 4 1110 -280 1110 -120 {}
L 4 1830 -280 1830 -120 {}
L 4 90 -930 1270 -930 {}
L 4 90 -930 90 -600 {}
L 4 90 -600 1270 -600 {}
L 4 1270 -930 1270 -600 {}
T {counter} 100 -530 0 0 0.4 0.4 {}
T {Reset Circuit} 1680 -270 0 0 0.4 0.4 {}
T {Clock Output Circuit} 1050 -920 0 0 0.4 0.4 {}
N 210 -890 260 -890 {lab=clk}
N 210 -850 260 -850 {lab=0}
N 250 -630 280 -630 {lab=d3}
N 250 -670 280 -670 {lab=#net1}
N 250 -750 280 -750 {lab=#net2}
N 250 -710 280 -710 {lab=d1}
N 210 -810 260 -810 {lab=clk_sample}
N 340 -870 390 -870 {lab=clk_sar}
N 230 -410 250 -410 {lab=clk}
N 140 -460 230 -460 {lab=clk}
N 450 -370 470 -370 {lab=d0}
N 450 -410 450 -370 {lab=d0}
N 430 -410 450 -410 {lab=d0}
N 460 -410 470 -410 {lab=d1}
N 430 -390 440 -390 {lab=#net3}
N 440 -390 440 -350 {lab=#net3}
N 230 -390 230 -350 {lab=#net3}
N 240 -370 250 -370 {lab=rst}
N 240 -370 240 -330 {lab=rst}
N 230 -390 250 -390 {lab=#net3}
N 230 -350 440 -350 {lab=#net3}
N 590 -410 610 -410 {lab=clk}
N 590 -390 610 -390 {lab=#net4}
N 230 -460 590 -460 {lab=clk}
N 460 -440 460 -410 {lab=d1}
N 460 -440 800 -440 {lab=d1}
N 600 -370 610 -370 {lab=rst}
N 600 -370 600 -330 {lab=rst}
N 590 -460 590 -410 {lab=clk}
N 230 -460 230 -410 {lab=clk}
N 810 -370 820 -370 {lab=d0}
N 790 -410 820 -410 {lab=d1}
N 800 -440 800 -410 {lab=d1}
N 1060 -410 1070 -410 {lab=#net5}
N 1070 -410 1070 -390 {lab=#net5}
N 1090 -370 1100 -370 {lab=rst}
N 1090 -370 1090 -330 {lab=rst}
N 1080 -410 1100 -410 {lab=clk}
N 590 -460 1080 -460 {lab=clk}
N 1080 -460 1080 -410 {lab=clk}
N 1070 -390 1100 -390 {lab=#net5}
N 920 -430 940 -430 {lab=d2}
N 920 -450 920 -430 {lab=d2}
N 920 -450 1300 -450 {lab=d2}
N 1300 -450 1300 -410 {lab=d2}
N 1280 -410 1300 -410 {lab=d2}
N 450 -500 450 -410 {lab=d0}
N 800 -500 800 -440 {lab=d1}
N 1300 -500 1300 -450 {lab=d2}
N 1560 -410 1570 -410 {lab=#net6}
N 1570 -410 1570 -390 {lab=#net6}
N 1590 -370 1600 -370 {lab=rst}
N 1590 -370 1590 -330 {lab=rst}
N 1580 -410 1600 -410 {lab=clk}
N 1580 -460 1580 -410 {lab=clk}
N 1570 -390 1600 -390 {lab=#net6}
N 1420 -430 1440 -430 {lab=d3}
N 1420 -450 1420 -430 {lab=d3}
N 1420 -450 1800 -450 {lab=d3}
N 1800 -450 1800 -410 {lab=d3}
N 1780 -410 1800 -410 {lab=d3}
N 1800 -500 1800 -450 {lab=d3}
N 1300 -410 1320 -410 {lab=d2}
N 1080 -460 1580 -460 {lab=clk}
N 1300 -370 1320 -370 {lab=#net7}
N 940 -390 940 -340 {lab=#net7}
N 940 -340 1300 -340 {lab=#net7}
N 1300 -370 1300 -340 {lab=#net7}
N 140 -750 170 -750 {lab=d0}
N 140 -630 250 -630 {lab=d3}
N 140 -670 170 -670 {lab=d2}
N 140 -710 250 -710 {lab=d1}
N 1410 -190 1470 -190 {lab=#net8}
N 1550 -190 1610 -190 {lab=#net9}
N 1730 -210 1770 -210 {lab=d1}
N 1730 -170 1770 -170 {lab=d3}
N 1170 -210 1230 -210 {lab=rst}
N 1410 -210 1440 -210 {lab=clk}
N 400 -690 430 -690 {lab=clk_sample}
N 230 -1000 270 -1000 {lab=clk_sample}
N 230 -1100 270 -1100 {lab=clk_sar}
N 500 -1100 540 -1100 {lab=vss}
N 500 -1070 540 -1070 {lab=vdd}
N 500 -1000 540 -1000 {lab=clk}
N 230 -1070 270 -1070 {lab=clk_sar_b}
N 230 -970 270 -970 {lab=clk_sample_b}
N 390 -870 580 -870 {lab=clk_sar}
N 390 -870 390 -820 {lab=clk_sar}
N 390 -820 450 -820 {lab=clk_sar}
N 530 -820 580 -820 {lab=clk_sar_b}
N 430 -690 580 -690 {lab=clk_sample}
N 430 -690 430 -650 {lab=clk_sample}
N 430 -650 460 -650 {lab=clk_sample}
N 540 -650 580 -650 {lab=clk_sample_b}
C {sky130_stdcells/mux2_1.sym} 300 -870 0 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 580 -870 2 0 {name=p12 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 210 -890 0 0 {name=p14 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 210 -850 0 0 {name=p16 lab=0}
C {lab_pin.sym} 580 -690 2 0 {name=p20 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/and4_2.sym} 340 -690 0 0 {name=x8 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 210 -810 0 0 {name=p4 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/dfrbp_2.sym} 340 -390 0 0 {name=x14 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 530 -390 0 0 {name=x15 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 700 -390 0 0 {name=x16 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 140 -460 0 0 {name=p11 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 240 -330 3 0 {name=p13 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 600 -330 3 0 {name=p15 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 880 -390 0 0 {name=x17 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 450 -500 1 0 {name=p17 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 800 -500 1 0 {name=p19 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 810 -370 0 0 {name=p24 sig_type=std_logic lab=d0
}
C {sky130_stdcells/xor2_1.sym} 1000 -410 0 0 {name=x18 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1090 -330 3 0 {name=p26 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1300 -500 1 0 {name=p27 sig_type=std_logic lab=d2
}
C {sky130_stdcells/and2_1.sym} 1380 -390 0 0 {name=x20 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 1500 -410 0 0 {name=x21 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1590 -330 3 0 {name=p28 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1800 -500 1 0 {name=p29 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfrbp_2.sym} 1190 -390 0 0 {name=x19 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1690 -390 0 0 {name=x22 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 140 -750 0 0 {name=p31 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 140 -710 0 0 {name=p33 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 140 -670 0 0 {name=p34 sig_type=std_logic lab=d2
}
C {lab_pin.sym} 140 -630 0 0 {name=p35 sig_type=std_logic lab=d3
}
C {sky130_stdcells/inv_1.sym} 210 -750 0 0 {name=x23 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 210 -670 0 0 {name=x25 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1170 -210 0 0 {name=p18 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 1670 -190 0 1 {name=x24 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 1510 -190 2 0 {name=x26 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1770 -210 2 0 {name=p21 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 1770 -170 2 0 {name=p22 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfxbp_2.sym} 1320 -200 0 1 {name=x27 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1440 -210 2 0 {name=p23 sig_type=std_logic lab=clk
}
C {opin.sym} 270 -1100 0 0 {name=p1 lab=clk_sar}
C {opin.sym} 270 -1000 0 0 {name=p2 lab=clk_sample}
C {lab_pin.sym} 230 -1100 2 1 {name=p3 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 230 -1000 2 1 {name=p5 sig_type=std_logic lab=clk_sample
}
C {ipin.sym} 500 -1000 0 0 {name=p6 lab=clk}
C {iopin.sym} 540 -1100 0 0 {name=p7 lab=vss}
C {lab_pin.sym} 500 -1100 2 1 {name=p8 sig_type=std_logic lab=vss
}
C {iopin.sym} 540 -1070 0 0 {name=p9 lab=vdd}
C {lab_pin.sym} 500 -1070 2 1 {name=p10 sig_type=std_logic lab=vdd
}
C {lab_pin.sym} 540 -1000 2 0 {name=p25 sig_type=std_logic lab=clk
}
C {opin.sym} 270 -1070 0 0 {name=p30 lab=clk_sar_b}
C {lab_pin.sym} 230 -1070 2 1 {name=p32 sig_type=std_logic lab=clk_sar_b
}
C {opin.sym} 270 -970 0 0 {name=p36 lab=clk_sample_b}
C {lab_pin.sym} 230 -970 2 1 {name=p37 sig_type=std_logic lab=clk_sample_b
}
C {sky130_stdcells/inv_1.sym} 490 -820 0 0 {name=x2 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 500 -650 0 0 {name=x3 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 580 -820 2 0 {name=p38 sig_type=std_logic lab=clk_sar_b
}
C {lab_pin.sym} 580 -650 2 0 {name=p39 sig_type=std_logic lab=clk_sample_b
}
