#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 10:41:04 2025
# Process ID         : 441469
# Current directory  : /home/hkchu/VerilogTest
# Command line       : vivado -mode batch -source ACTG.tcl
# Log file           : /home/hkchu/VerilogTest/vivado.log
# Journal file       : /home/hkchu/VerilogTest/vivado.jou
# Running On         : pikespeak
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency      : 4400.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67262 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69410 MB
# Available Virtual  : 62993 MB
#-----------------------------------------------------------
source ACTG.tcl
# read_verilog ACTG.v 
# read_xdc constraints.xdc
# synth_design -top main -part xcu50-fsvh2104-2-e
Command: synth_design -top main -part xcu50-fsvh2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 441508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3078.012 ; gain = 256.863 ; free physical = 22438 ; free virtual = 57745
---------------------------------------------------------------------------------
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'character' is not permitted [/home/hkchu/VerilogTest/ACTG.v:51]
INFO: [Synth 8-10285] module 'main' is ignored due to previous errors [/home/hkchu/VerilogTest/ACTG.v:74]
INFO: [Synth 8-9084] Verilog file '/home/hkchu/VerilogTest/ACTG.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog '/home/hkchu/VerilogTest/ACTG.v'
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3148.980 ; gain = 327.832 ; free physical = 22351 ; free virtual = 57658
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 10:41:17 2025...
