

================================================================
== Vivado HLS Report for 'rej_gamma1m1'
================================================================
* Date:           Wed Mar 27 17:23:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.354|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     382|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     155|
|Register         |        -|      -|     176|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     176|     537|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ctr_4_fu_328_p2    |     +    |      0|  0|  16|           9|           1|
    |ctr_5_fu_377_p2    |     +    |      0|  0|  16|           9|           1|
    |pos_1_fu_316_p2    |     +    |      0|  0|  39|          32|           3|
    |sum3_fu_363_p2     |     +    |      0|  0|  16|           9|           9|
    |sum_fu_334_p2      |     +    |      0|  0|  16|           9|           9|
    |tmp_12_fu_235_p2   |     +    |      0|  0|  39|          32|           2|
    |tmp_14_fu_256_p2   |     +    |      0|  0|  39|          32|           2|
    |tmp_17_fu_267_p2   |     +    |      0|  0|  39|          32|           3|
    |tmp_40_fu_343_p2   |     +    |      0|  0|  19|          12|          12|
    |tmp_41_fu_372_p2   |     +    |      0|  0|  19|          12|          12|
    |tmp_fu_216_p2      |     +    |      0|  0|  17|           4|          10|
    |a_d0               |     -    |      0|  0|  31|          24|          24|
    |or_cond_fu_358_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_19_fu_322_p2   |   icmp   |      0|  0|  18|          20|          12|
    |tmp_23_fu_353_p2   |   icmp   |      0|  0|  13|           9|           9|
    |tmp_25_fu_388_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_230_p2    |   icmp   |      0|  0|  13|           9|           9|
    |tmp_21_fu_297_p2   |    or    |      0|  0|  12|          12|          12|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 382|         299|         163|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |a_address0                      |  15|          3|   10|         30|
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_phi_mux_ctr_2_phi_fu_175_p4  |   9|          2|    9|         18|
    |ap_phi_mux_ctr_3_phi_fu_186_p4  |   9|          2|    9|         18|
    |ap_return                       |   9|          2|    9|         18|
    |buf_r_address0                  |  15|          3|   10|         30|
    |ctr_1_reg_160                   |   9|          2|    9|         18|
    |ctr_2_reg_171                   |   9|          2|    9|         18|
    |ctr_3_reg_183                   |   9|          2|    9|         18|
    |ctr_reg_136                     |   9|          2|    9|         18|
    |grp_fu_194_p1                   |  15|          3|   24|         72|
    |pos_reg_148                     |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 155|         32|  140|        329|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |ap_return_preg       |   9|   0|    9|          0|
    |ctr_1_reg_160        |   9|   0|    9|          0|
    |ctr_2_reg_171        |   9|   0|    9|          0|
    |ctr_3_reg_183        |   9|   0|    9|          0|
    |ctr_reg_136          |   9|   0|    9|          0|
    |or_cond_reg_460      |   1|   0|    1|          0|
    |pos_1_reg_444        |  32|   0|   32|          0|
    |pos_reg_148          |  32|   0|   32|          0|
    |t_2_cast_reg_439     |  20|   0|   24|          4|
    |t_reg_424            |   4|   0|    4|          0|
    |tmp_19_reg_450       |   1|   0|    1|          0|
    |tmp_40_cast_reg_398  |   3|   0|   12|          9|
    |tmp_41_reg_464       |  12|   0|   12|          0|
    |tmp_45_reg_409       |   9|   0|    9|          0|
    |tmp_cast_reg_404     |  10|   0|   32|         22|
    |tmp_s_reg_415        |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 176|   0|  211|         35|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | rej_gamma1m1 | return value |
|ap_return       | out |    9| ap_ctrl_hs | rej_gamma1m1 | return value |
|a_address0      | out |   10|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_we0           | out |    1|  ap_memory |       a      |     array    |
|a_d0            | out |   24|  ap_memory |       a      |     array    |
|a_offset        |  in |    3|   ap_none  |   a_offset   |    scalar    |
|a_offset1       |  in |    9|   ap_none  |   a_offset1  |    scalar    |
|len             |  in |   10|   ap_none  |      len     |    scalar    |
|buf_r_address0  | out |   10|  ap_memory |     buf_r    |     array    |
|buf_r_ce0       | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q0        |  in |    8|  ap_memory |     buf_r    |     array    |
|buf_r_address1  | out |   10|  ap_memory |     buf_r    |     array    |
|buf_r_ce1       | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q1        |  in |    8|  ap_memory |     buf_r    |     array    |
|buflen          |  in |   11|   ap_none  |    buflen    |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	6  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / (tmp_s & !tmp_25)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%buflen_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %buflen)"   --->   Operation 7 'read' 'buflen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%len_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %len)"   --->   Operation 8 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset1_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %a_offset1)"   --->   Operation 9 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_offset)"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_offset_read, i8 0)"   --->   Operation 11 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i11 %tmp_39 to i12" [poly.c:282]   --->   Operation 12 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i11 %buflen_read to i10" [poly.c:311]   --->   Operation 13 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.74ns)   --->   "%tmp = add i10 -5, %tmp_44" [poly.c:311]   --->   Operation 14 'add' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp to i32" [poly.c:311]   --->   Operation 15 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i10 %len_read to i9" [poly.c:294]   --->   Operation 16 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %._crit_edge4" [poly.c:294]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ctr = phi i9 [ 0, %0 ], [ %ctr_2, %._crit_edge2 ]" [poly.c:309]   --->   Operation 18 'phi' 'ctr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%pos = phi i32 [ 0, %0 ], [ %pos_1, %._crit_edge2 ]"   --->   Operation 19 'phi' 'pos' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.34ns)   --->   "%tmp_s = icmp ult i9 %ctr, %tmp_45" [poly.c:294]   --->   Operation 20 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "br i1 %tmp_s, label %1, label %.loopexit" [poly.c:294]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_12 = add i32 %pos, 2" [poly.c:297]   --->   Operation 22 'add' 'tmp_12' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13 = zext i32 %tmp_12 to i64" [poly.c:297]   --->   Operation 23 'zext' 'tmp_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_13" [poly.c:297]   --->   Operation 24 'getelementptr' 'buf_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:297]   --->   Operation 25 'load' 'buf_load' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 26 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:297]   --->   Operation 26 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load, i32 4, i32 7)" [poly.c:300]   --->   Operation 27 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_14 = add i32 %pos, 3" [poly.c:301]   --->   Operation 28 'add' 'tmp_14' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %tmp_14 to i64" [poly.c:301]   --->   Operation 29 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_15" [poly.c:301]   --->   Operation 30 'getelementptr' 'buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.77ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [poly.c:301]   --->   Operation 31 'load' 'buf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_17 = add i32 %pos, 4" [poly.c:302]   --->   Operation 32 'add' 'tmp_17' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %tmp_17 to i64" [poly.c:302]   --->   Operation 33 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_18" [poly.c:302]   --->   Operation 34 'getelementptr' 'buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [poly.c:302]   --->   Operation 35 'load' 'buf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 4 <SV = 3> <Delay = 8.35>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t_2 = zext i4 %t to i8" [poly.c:300]   --->   Operation 36 'zext' 't_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [poly.c:301]   --->   Operation 37 'load' 'buf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_1, i4 0)" [poly.c:301]   --->   Operation 38 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.77ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [poly.c:302]   --->   Operation 39 'load' 'buf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %t_2)" [poly.c:300]   --->   Operation 40 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%tmp_21 = or i12 %tmp_20, %tmp_16" [poly.c:300]   --->   Operation 41 'or' 'tmp_21' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %buf_load_2, i12 %tmp_21)" [poly.c:302]   --->   Operation 42 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%t_2_cast = zext i20 %t_1 to i24" [poly.c:302]   --->   Operation 43 'zext' 't_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.18ns)   --->   "%pos_1 = add i32 %pos, 5" [poly.c:304]   --->   Operation 44 'add' 'pos_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.01ns)   --->   "%tmp_19 = icmp ult i20 %t_1, -1025" [poly.c:306]   --->   Operation 45 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "br i1 %tmp_19, label %2, label %._crit_edge" [poly.c:306]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 47 [1/1] (2.01ns)   --->   "%tmp_22 = sub i24 -7873024, %t_2_cast" [poly.c:307]   --->   Operation 47 'sub' 'tmp_22' <Predicate = (tmp_19)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%ctr_4 = add i9 %ctr, 1" [poly.c:307]   --->   Operation 48 'add' 'ctr_4' <Predicate = (tmp_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%sum = add i9 %a_offset1_read, %ctr" [poly.c:309]   --->   Operation 49 'add' 'sum' <Predicate = (tmp_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum_cast_cast = zext i9 %sum to i12" [poly.c:307]   --->   Operation 50 'zext' 'sum_cast_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "%tmp_40 = add i12 %tmp_40_cast, %sum_cast_cast" [poly.c:307]   --->   Operation 51 'add' 'tmp_40' <Predicate = (tmp_19)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i12 %tmp_40 to i64" [poly.c:307]   --->   Operation 52 'zext' 'tmp_42_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_42_cast" [poly.c:307]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.77ns)   --->   "store i24 %tmp_22, i24* %a_addr, align 4" [poly.c:307]   --->   Operation 54 'store' <Predicate = (tmp_19)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 55 [1/1] (1.35ns)   --->   "br label %._crit_edge" [poly.c:307]   --->   Operation 55 'br' <Predicate = (tmp_19)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%ctr_1 = phi i9 [ %ctr_4, %2 ], [ %ctr, %1 ]"   --->   Operation 56 'phi' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.34ns)   --->   "%tmp_23 = icmp ult i9 %ctr_1, %tmp_45" [poly.c:308]   --->   Operation 57 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.80ns)   --->   "%or_cond = and i1 %tmp_19, %tmp_23" [poly.c:308]   --->   Operation 58 'and' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.35ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge2" [poly.c:308]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%sum3 = add i9 %a_offset1_read, %ctr_1" [poly.c:307]   --->   Operation 60 'add' 'sum3' <Predicate = (or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sum3_cast_cast = zext i9 %sum3 to i12" [poly.c:309]   --->   Operation 61 'zext' 'sum3_cast_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.76ns)   --->   "%tmp_41 = add i12 %tmp_40_cast, %sum3_cast_cast" [poly.c:309]   --->   Operation 62 'add' 'tmp_41' <Predicate = (or_cond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.78>
ST_6 : Operation 63 [1/1] (2.01ns)   --->   "%tmp_24 = sub i24 -7873024, %t_2_cast" [poly.c:309]   --->   Operation 63 'sub' 'tmp_24' <Predicate = (tmp_s & or_cond)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%ctr_5 = add i9 %ctr_1, 1" [poly.c:309]   --->   Operation 64 'add' 'ctr_5' <Predicate = (tmp_s & or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i12 %tmp_41 to i64" [poly.c:309]   --->   Operation 65 'zext' 'tmp_43_cast' <Predicate = (tmp_s & or_cond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_43_cast" [poly.c:309]   --->   Operation 66 'getelementptr' 'a_addr_1' <Predicate = (tmp_s & or_cond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.77ns)   --->   "store i24 %tmp_24, i24* %a_addr_1, align 4" [poly.c:309]   --->   Operation 67 'store' <Predicate = (tmp_s & or_cond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 68 [1/1] (1.35ns)   --->   "br label %._crit_edge2" [poly.c:309]   --->   Operation 68 'br' <Predicate = (tmp_s & or_cond)> <Delay = 1.35>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ctr_2 = phi i9 [ %ctr_5, %3 ], [ %ctr_1, %._crit_edge ]"   --->   Operation 69 'phi' 'ctr_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.11ns)   --->   "%tmp_25 = icmp ugt i32 %pos_1, %tmp_cast" [poly.c:311]   --->   Operation 70 'icmp' 'tmp_25' <Predicate = (tmp_s)> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.35ns)   --->   "br i1 %tmp_25, label %.loopexit, label %._crit_edge4" [poly.c:311]   --->   Operation 71 'br' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%ctr_3 = phi i9 [ %ctr, %._crit_edge4 ], [ %ctr_2, %._crit_edge2 ]" [poly.c:309]   --->   Operation 72 'phi' 'ctr_3' <Predicate = (!tmp_s) | (tmp_25)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "ret i9 %ctr_3" [poly.c:315]   --->   Operation 73 'ret' <Predicate = (!tmp_s) | (tmp_25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buflen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buflen_read    (read          ) [ 0000000]
len_read       (read          ) [ 0000000]
a_offset1_read (read          ) [ 0011111]
a_offset_read  (read          ) [ 0000000]
tmp_39         (bitconcatenate) [ 0000000]
tmp_40_cast    (zext          ) [ 0011111]
tmp_44         (trunc         ) [ 0000000]
tmp            (add           ) [ 0000000]
tmp_cast       (zext          ) [ 0011111]
tmp_45         (trunc         ) [ 0011111]
StgValue_17    (br            ) [ 0111111]
ctr            (phi           ) [ 0011111]
pos            (phi           ) [ 0011100]
tmp_s          (icmp          ) [ 0011111]
StgValue_21    (br            ) [ 0011111]
tmp_12         (add           ) [ 0000000]
tmp_13         (zext          ) [ 0000000]
buf_addr       (getelementptr ) [ 0001000]
buf_load       (load          ) [ 0000000]
t              (partselect    ) [ 0000100]
tmp_14         (add           ) [ 0000000]
tmp_15         (zext          ) [ 0000000]
buf_addr_1     (getelementptr ) [ 0000100]
tmp_17         (add           ) [ 0000000]
tmp_18         (zext          ) [ 0000000]
buf_addr_2     (getelementptr ) [ 0000100]
t_2            (zext          ) [ 0000000]
buf_load_1     (load          ) [ 0000000]
tmp_16         (bitconcatenate) [ 0000000]
buf_load_2     (load          ) [ 0000000]
tmp_20         (bitconcatenate) [ 0000000]
tmp_21         (or            ) [ 0000000]
t_1            (bitconcatenate) [ 0000000]
t_2_cast       (zext          ) [ 0010011]
pos_1          (add           ) [ 0110011]
tmp_19         (icmp          ) [ 0011111]
StgValue_46    (br            ) [ 0011111]
tmp_22         (sub           ) [ 0000000]
ctr_4          (add           ) [ 0011111]
sum            (add           ) [ 0000000]
sum_cast_cast  (zext          ) [ 0000000]
tmp_40         (add           ) [ 0000000]
tmp_42_cast    (zext          ) [ 0000000]
a_addr         (getelementptr ) [ 0000000]
StgValue_54    (store         ) [ 0000000]
StgValue_55    (br            ) [ 0011111]
ctr_1          (phi           ) [ 0010011]
tmp_23         (icmp          ) [ 0000000]
or_cond        (and           ) [ 0011111]
StgValue_59    (br            ) [ 0011111]
sum3           (add           ) [ 0000000]
sum3_cast_cast (zext          ) [ 0000000]
tmp_41         (add           ) [ 0010001]
tmp_24         (sub           ) [ 0000000]
ctr_5          (add           ) [ 0000000]
tmp_43_cast    (zext          ) [ 0000000]
a_addr_1       (getelementptr ) [ 0000000]
StgValue_67    (store         ) [ 0000000]
StgValue_68    (br            ) [ 0000000]
ctr_2          (phi           ) [ 0110001]
tmp_25         (icmp          ) [ 0011111]
StgValue_71    (br            ) [ 0111111]
ctr_3          (phi           ) [ 0000001]
StgValue_73    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buflen">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buflen"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="buflen_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buflen_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="len_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_offset1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
<pin id="113" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 buf_load_1/3 buf_load_2/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buf_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="a_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/4 StgValue_67/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="ctr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="1"/>
<pin id="138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="ctr_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="9" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="pos_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="pos_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ctr_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ctr_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="9" slack="3"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_1/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="ctr_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="1"/>
<pin id="173" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr_2 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="ctr_2_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="9" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_2/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="ctr_3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="185" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ctr_3 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="ctr_3_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="4"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_3/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="20" slack="0"/>
<pin id="197" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/4 tmp_24/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_39_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_40_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_44_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_45_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_12_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_13_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="t_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_14_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_15_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_17_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_18_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="t_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_2/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_16_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_20_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_21_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="t_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="20" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="t_2_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="20" slack="0"/>
<pin id="313" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_2_cast/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="pos_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_19_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="0"/>
<pin id="324" dir="0" index="1" bw="20" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="ctr_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="2"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_4/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sum_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="3"/>
<pin id="336" dir="0" index="1" bw="9" slack="2"/>
<pin id="337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sum_cast_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_cast/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_40_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="3"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_42_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_23_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="4"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_cond_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sum3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="4"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sum3_cast_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast_cast/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_41_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="4"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="ctr_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_5/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_43_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_25_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="0" index="1" bw="32" slack="5"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="392" class="1005" name="a_offset1_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="3"/>
<pin id="394" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="a_offset1_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_40_cast_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="3"/>
<pin id="400" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="5"/>
<pin id="406" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_45_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_s_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="4"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="419" class="1005" name="buf_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="t_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="429" class="1005" name="buf_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="buf_addr_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="t_2_cast_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="2"/>
<pin id="441" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="t_2_cast "/>
</bind>
</comp>

<comp id="444" class="1005" name="pos_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_19_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="455" class="1005" name="ctr_4_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr_4 "/>
</bind>
</comp>

<comp id="460" class="1005" name="or_cond_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_41_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="1"/>
<pin id="466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="169"><net_src comp="136" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="192"><net_src comp="136" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="175" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="194" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="76" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="64" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="140" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="152" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="89" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="148" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="271"><net_src comp="148" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="89" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="278" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="281" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="89" pin="7"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="320"><net_src comp="148" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="303" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="136" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="136" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="357"><net_src comp="163" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="163" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="160" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="395"><net_src comp="70" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="401"><net_src comp="208" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="407"><net_src comp="222" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="412"><net_src comp="226" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="418"><net_src comp="230" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="82" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="427"><net_src comp="246" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="432"><net_src comp="95" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="437"><net_src comp="103" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="442"><net_src comp="311" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="447"><net_src comp="316" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="453"><net_src comp="322" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="458"><net_src comp="328" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="463"><net_src comp="358" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="372" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="384" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 6 }
 - Input state : 
	Port: rej_gamma1m1 : a_offset | {1 }
	Port: rej_gamma1m1 : a_offset1 | {1 }
	Port: rej_gamma1m1 : len | {1 }
	Port: rej_gamma1m1 : buf_r | {2 3 4 }
	Port: rej_gamma1m1 : buflen | {1 }
  - Chain level:
	State 1
		tmp_40_cast : 1
		tmp : 1
		tmp_cast : 2
	State 2
		tmp_s : 1
		StgValue_21 : 2
		tmp_12 : 1
		tmp_13 : 2
		buf_addr : 3
		buf_load : 4
	State 3
		t : 1
		tmp_15 : 1
		buf_addr_1 : 2
		buf_load_1 : 3
		tmp_18 : 1
		buf_addr_2 : 2
		buf_load_2 : 3
	State 4
		tmp_16 : 1
		tmp_20 : 1
		tmp_21 : 2
		t_1 : 2
		t_2_cast : 3
		tmp_19 : 3
		StgValue_46 : 4
		tmp_22 : 4
		sum_cast_cast : 1
		tmp_40 : 2
		tmp_42_cast : 3
		a_addr : 4
		StgValue_54 : 5
	State 5
		tmp_23 : 1
		or_cond : 2
		StgValue_59 : 2
		sum3 : 1
		sum3_cast_cast : 2
		tmp_41 : 3
	State 6
		a_addr_1 : 1
		StgValue_67 : 2
		ctr_2 : 1
		StgValue_71 : 1
		ctr_3 : 2
		StgValue_73 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_216        |    0    |    17   |
|          |       tmp_12_fu_235       |    0    |    39   |
|          |       tmp_14_fu_256       |    0    |    39   |
|          |       tmp_17_fu_267       |    0    |    39   |
|          |        pos_1_fu_316       |    0    |    39   |
|    add   |        ctr_4_fu_328       |    0    |    16   |
|          |         sum_fu_334        |    0    |    16   |
|          |       tmp_40_fu_343       |    0    |    18   |
|          |        sum3_fu_363        |    0    |    16   |
|          |       tmp_41_fu_372       |    0    |    18   |
|          |        ctr_5_fu_377       |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_230       |    0    |    13   |
|   icmp   |       tmp_19_fu_322       |    0    |    18   |
|          |       tmp_23_fu_353       |    0    |    13   |
|          |       tmp_25_fu_388       |    0    |    18   |
|----------|---------------------------|---------|---------|
|    sub   |         grp_fu_194        |    0    |    31   |
|----------|---------------------------|---------|---------|
|    or    |       tmp_21_fu_297       |    0    |    12   |
|----------|---------------------------|---------|---------|
|    and   |       or_cond_fu_358      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |   buflen_read_read_fu_58  |    0    |    0    |
|   read   |    len_read_read_fu_64    |    0    |    0    |
|          | a_offset1_read_read_fu_70 |    0    |    0    |
|          |  a_offset_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_39_fu_200       |    0    |    0    |
|bitconcatenate|       tmp_16_fu_281       |    0    |    0    |
|          |       tmp_20_fu_289       |    0    |    0    |
|          |         t_1_fu_303        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_40_cast_fu_208    |    0    |    0    |
|          |      tmp_cast_fu_222      |    0    |    0    |
|          |       tmp_13_fu_241       |    0    |    0    |
|          |       tmp_15_fu_262       |    0    |    0    |
|          |       tmp_18_fu_273       |    0    |    0    |
|   zext   |         t_2_fu_278        |    0    |    0    |
|          |      t_2_cast_fu_311      |    0    |    0    |
|          |    sum_cast_cast_fu_339   |    0    |    0    |
|          |     tmp_42_cast_fu_348    |    0    |    0    |
|          |   sum3_cast_cast_fu_368   |    0    |    0    |
|          |     tmp_43_cast_fu_384    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_44_fu_212       |    0    |    0    |
|          |       tmp_45_fu_226       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|          t_fu_246         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   380   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|a_offset1_read_reg_392|    9   |
|  buf_addr_1_reg_429  |   10   |
|  buf_addr_2_reg_434  |   10   |
|   buf_addr_reg_419   |   10   |
|     ctr_1_reg_160    |    9   |
|     ctr_2_reg_171    |    9   |
|     ctr_3_reg_183    |    9   |
|     ctr_4_reg_455    |    9   |
|      ctr_reg_136     |    9   |
|    or_cond_reg_460   |    1   |
|     pos_1_reg_444    |   32   |
|      pos_reg_148     |   32   |
|   t_2_cast_reg_439   |   24   |
|       t_reg_424      |    4   |
|    tmp_19_reg_450    |    1   |
|  tmp_40_cast_reg_398 |   12   |
|    tmp_41_reg_464    |   12   |
|    tmp_45_reg_409    |    9   |
|   tmp_cast_reg_404   |   32   |
|     tmp_s_reg_415    |    1   |
+----------------------+--------+
|         Total        |   244  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
|    ctr_reg_136    |  p0  |   2  |   9  |   18   ||    9    |
|    pos_reg_148    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_194    |  p1  |   2  |  20  |   40   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  ||  8.3035 ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   66   |
|  Register |    -   |   244  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   244  |   446  |
+-----------+--------+--------+--------+
