// Seed: 558545949
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input wire  id_3,
    input tri   id_4,
    input wand  id_5
);
  assign id_7 = 1'h0;
  assign id_7 = 1;
  assign module_1.id_1 = 0;
  wire id_8, id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri  id_3
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input supply0 id_6,
    input wand id_7
);
  id_9(
      .id_0(id_3), .id_1(id_0 - id_0), .id_2(), .id_3(id_1), .id_4(), .id_5(id_2), .id_6(!1)
  );
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  and primCall (id_3, id_9, id_1, id_4, id_6, id_2, id_7);
endmodule
