Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mat_mul_top glbl -Oenable_linking_all_libraries -prj mat_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s mat_mul 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_in1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_in2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mat_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_flow_control_loop_delay_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul_flow_control_loop_delay_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mat_mul_control_s_axi
Compiling module xil_defaultlib.mat_mul_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.mat_mul_flow_control_loop_delay_...
Compiling module xil_defaultlib.mat_mul
Compiling module xil_defaultlib.AESL_autobram_in1
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in1.v" Line 97. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in1.v" Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in1.v" Line 108. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_autobram_in2
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in2.v" Line 97. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in2.v" Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in2.v" Line 108. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_autobram_out_r
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_out_r.v" Line 97. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_out_r.v" Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_out_r.v" Line 108. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mat_mul_top
Compiling module work.glbl
Built simulation snapshot mat_mul
