.rtl_screen -include_path {<E:/Odyssey_proj>} -design_files {<E:/Odyssey_proj/source/source/adc_capture_dual.v|work><E:/Odyssey_proj/source/source/dual_channel_fft_controller.v|work><E:/Odyssey_proj/source/source/fifo_async.v|work><E:/Odyssey_proj/source/source/hdmi_tx.v|work><E:/Odyssey_proj/source/source/key_debounce.v|work><E:/Odyssey_proj/source/source/reset_sync.v|work><E:/Odyssey_proj/source/source/signal_analyzer_top.v|work><E:/Odyssey_proj/source/source/signal_parameter_measure.v|work><E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v|work><E:/Odyssey_proj/source/source/uart_tx.v|work><E:/Odyssey_proj/source/source/auto_test.v|work><E:/Odyssey_proj/source/source/iic_dri.v|work><E:/Odyssey_proj/source/source/ms7210_ctl.v|work><E:/Odyssey_proj/source/source/dpram_8192x11.v|work><E:/Odyssey_proj/source/source/weak_signal_detector.v|work><E:/Odyssey_proj/source/source/lock_in_amplifier.v|work><E:/Odyssey_proj/source/source/ai_signal_recognizer.v|work><E:/Odyssey_proj/source/source/waveform_classifier.v|work><E:/Odyssey_proj/source/source/waveform_feature_extractor.v|work><E:/Odyssey_proj/source/source/reciprocal_lut.v|work><E:/Odyssey_proj/source/source/hdmi_display_ctrl.v|work><E:/Odyssey_proj/source/source/ascii_rom_16x32_full.v|work><E:/Odyssey_proj/source/source/phase_diff_time_domain.v|work><E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v|work><E:/Odyssey_proj/source/pll_sys/pll_sys.v|work><E:/Odyssey_proj/ipcore/fft_8192/fft_8192.v|work><E:/Odyssey_proj/ipcore/fft_8192/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp|work><E:/Odyssey_proj/ipcore/fft_8192/rtl/distram_sreg/ipsxe_fft_distram_sreg.v|work><E:/Odyssey_proj/ipcore/fft_8192/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v|work><E:/Odyssey_proj/ipcore/fft_8192/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v|work><E:/Odyssey_proj/ipcore/fft_8192/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v|work><E:/Odyssey_proj/source/DPRAM_8192x11/rtl/ipml_dpram_v1_8_DPRAM_8192x11.v|work><E:/Odyssey_proj/source/DPRAM_8192x11/DPRAM_8192x11.v|work><E:/Odyssey_proj/source/FIFO_ASYNC_8192x11/rtl/ipml_fifo_ctrl_v1_4_FIFO_ASYNC_8192x11.v|work><E:/Odyssey_proj/source/FIFO_ASYNC_8192x11/rtl/ipml_sdpram_v1_9_FIFO_ASYNC_8192x11.v|work><E:/Odyssey_proj/source/FIFO_ASYNC_8192x11/rtl/ipml_fifo_v1_9_FIFO_ASYNC_8192x11.v|work><E:/Odyssey_proj/source/FIFO_ASYNC_8192x11/FIFO_ASYNC_8192x11.v|work>}