{
  "module_name": "kvm.h",
  "hash_id": "3b55f59a22b80d1228f62e6f46e393cb48dc32d7908a2b795ea217e8e1a89161",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/mips/include/uapi/asm/kvm.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_KVM_MIPS_H\n#define __LINUX_KVM_MIPS_H\n\n#include <linux/types.h>\n\n \n\n \nstruct kvm_regs {\n\t \n\t__u64 gpr[32];\n\t__u64 hi;\n\t__u64 lo;\n\t__u64 pc;\n};\n\n \nstruct kvm_fpu {\n};\n\n\n \n\n#define KVM_REG_MIPS_GP\t\t(KVM_REG_MIPS | 0x0000000000000000ULL)\n#define KVM_REG_MIPS_CP0\t(KVM_REG_MIPS | 0x0000000000010000ULL)\n#define KVM_REG_MIPS_KVM\t(KVM_REG_MIPS | 0x0000000000020000ULL)\n#define KVM_REG_MIPS_FPU\t(KVM_REG_MIPS | 0x0000000000030000ULL)\n\n\n \n\n#define KVM_REG_MIPS_R0\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  0)\n#define KVM_REG_MIPS_R1\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  1)\n#define KVM_REG_MIPS_R2\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  2)\n#define KVM_REG_MIPS_R3\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  3)\n#define KVM_REG_MIPS_R4\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  4)\n#define KVM_REG_MIPS_R5\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  5)\n#define KVM_REG_MIPS_R6\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  6)\n#define KVM_REG_MIPS_R7\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  7)\n#define KVM_REG_MIPS_R8\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  8)\n#define KVM_REG_MIPS_R9\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 |  9)\n#define KVM_REG_MIPS_R10\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 10)\n#define KVM_REG_MIPS_R11\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 11)\n#define KVM_REG_MIPS_R12\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 12)\n#define KVM_REG_MIPS_R13\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 13)\n#define KVM_REG_MIPS_R14\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 14)\n#define KVM_REG_MIPS_R15\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 15)\n#define KVM_REG_MIPS_R16\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 16)\n#define KVM_REG_MIPS_R17\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 17)\n#define KVM_REG_MIPS_R18\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 18)\n#define KVM_REG_MIPS_R19\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 19)\n#define KVM_REG_MIPS_R20\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 20)\n#define KVM_REG_MIPS_R21\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 21)\n#define KVM_REG_MIPS_R22\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 22)\n#define KVM_REG_MIPS_R23\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 23)\n#define KVM_REG_MIPS_R24\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 24)\n#define KVM_REG_MIPS_R25\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 25)\n#define KVM_REG_MIPS_R26\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 26)\n#define KVM_REG_MIPS_R27\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 27)\n#define KVM_REG_MIPS_R28\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 28)\n#define KVM_REG_MIPS_R29\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 29)\n#define KVM_REG_MIPS_R30\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 30)\n#define KVM_REG_MIPS_R31\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 31)\n\n#define KVM_REG_MIPS_HI\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 32)\n#define KVM_REG_MIPS_LO\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 33)\n#define KVM_REG_MIPS_PC\t\t(KVM_REG_MIPS_GP | KVM_REG_SIZE_U64 | 34)\n\n\n \n\n \n#define KVM_REG_MIPS_COUNT_CTL\t    (KVM_REG_MIPS_KVM | KVM_REG_SIZE_U64 | 0)\n#define KVM_REG_MIPS_COUNT_CTL_DC\t0x00000001\n\n \n#define KVM_REG_MIPS_COUNT_RESUME   (KVM_REG_MIPS_KVM | KVM_REG_SIZE_U64 | 1)\n \n#define KVM_REG_MIPS_COUNT_HZ\t    (KVM_REG_MIPS_KVM | KVM_REG_SIZE_U64 | 2)\n\n\n \n\n#define KVM_REG_MIPS_FPR\t(KVM_REG_MIPS_FPU | 0x0000000000000000ULL)\n#define KVM_REG_MIPS_FCR\t(KVM_REG_MIPS_FPU | 0x0000000000000100ULL)\n#define KVM_REG_MIPS_MSACR\t(KVM_REG_MIPS_FPU | 0x0000000000000200ULL)\n\n \n#define KVM_REG_MIPS_FPR_32(n)\t(KVM_REG_MIPS_FPR | KVM_REG_SIZE_U32  | (n))\n#define KVM_REG_MIPS_FPR_64(n)\t(KVM_REG_MIPS_FPR | KVM_REG_SIZE_U64  | (n))\n#define KVM_REG_MIPS_VEC_128(n)\t(KVM_REG_MIPS_FPR | KVM_REG_SIZE_U128 | (n))\n\n \n#define KVM_REG_MIPS_FCR_IR\t(KVM_REG_MIPS_FCR | KVM_REG_SIZE_U32 |  0)\n#define KVM_REG_MIPS_FCR_CSR\t(KVM_REG_MIPS_FCR | KVM_REG_SIZE_U32 | 31)\n\n \n#define KVM_REG_MIPS_MSA_IR\t (KVM_REG_MIPS_MSACR | KVM_REG_SIZE_U32 |  0)\n#define KVM_REG_MIPS_MSA_CSR\t (KVM_REG_MIPS_MSACR | KVM_REG_SIZE_U32 |  1)\n\n\n \nstruct kvm_debug_exit_arch {\n\t__u64 epc;\n};\n\n \nstruct kvm_guest_debug_arch {\n};\n\n \nstruct kvm_sync_regs {\n};\n\n \nstruct kvm_sregs {\n};\n\nstruct kvm_mips_interrupt {\n\t \n\t__u32 cpu;\n\t__u32 irq;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}