Classic Timing Analyzer report for demo
Fri Feb 25 21:09:16 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'X'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.317 ns                                       ; CP                 ; control:inst|CP2   ; --         ; X        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.041 ns                                      ; count:inst2|cnt[2] ; Y[3]               ; X          ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.430 ns                                       ; CP                 ; CP1                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.369 ns                                      ; CP                 ; control:inst|CP2   ; --         ; X        ; 0            ;
; Clock Setup: 'X'             ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[2] ; X          ; X        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; X               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'X'                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[1] ; X          ; X        ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[2] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[0] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[1] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[2] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count:inst2|cnt[3] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 1.317 ns   ; CP   ; control:inst|CP2 ; X        ;
+-------+--------------+------------+------+------------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To   ; From Clock ;
+-------+--------------+------------+--------------------+------+------------+
; N/A   ; None         ; 15.041 ns  ; count:inst2|cnt[2] ; Y[3] ; X          ;
; N/A   ; None         ; 14.976 ns  ; count:inst2|cnt[1] ; Y[3] ; X          ;
; N/A   ; None         ; 14.432 ns  ; count:inst2|cnt[0] ; Y[3] ; X          ;
; N/A   ; None         ; 14.245 ns  ; count:inst2|cnt[3] ; Y[3] ; X          ;
; N/A   ; None         ; 14.015 ns  ; count:inst2|cnt[2] ; Y[2] ; X          ;
; N/A   ; None         ; 13.954 ns  ; count:inst2|cnt[1] ; Y[2] ; X          ;
; N/A   ; None         ; 13.414 ns  ; count:inst2|cnt[0] ; Y[2] ; X          ;
; N/A   ; None         ; 13.220 ns  ; count:inst2|cnt[3] ; Y[2] ; X          ;
; N/A   ; None         ; 11.511 ns  ; count:inst2|cnt[2] ; Y[0] ; X          ;
; N/A   ; None         ; 11.507 ns  ; count:inst2|cnt[2] ; Y[1] ; X          ;
; N/A   ; None         ; 11.497 ns  ; count:inst2|cnt[2] ; Y[6] ; X          ;
; N/A   ; None         ; 11.489 ns  ; count:inst2|cnt[2] ; Y[5] ; X          ;
; N/A   ; None         ; 11.446 ns  ; count:inst2|cnt[1] ; Y[0] ; X          ;
; N/A   ; None         ; 11.445 ns  ; count:inst2|cnt[1] ; Y[1] ; X          ;
; N/A   ; None         ; 11.428 ns  ; count:inst2|cnt[1] ; Y[5] ; X          ;
; N/A   ; None         ; 11.355 ns  ; count:inst2|cnt[1] ; Y[6] ; X          ;
; N/A   ; None         ; 11.212 ns  ; count:inst2|cnt[2] ; Y[4] ; X          ;
; N/A   ; None         ; 11.179 ns  ; count:inst2|cnt[1] ; Y[4] ; X          ;
; N/A   ; None         ; 10.906 ns  ; count:inst2|cnt[0] ; Y[1] ; X          ;
; N/A   ; None         ; 10.904 ns  ; count:inst2|cnt[0] ; Y[0] ; X          ;
; N/A   ; None         ; 10.901 ns  ; count:inst2|cnt[0] ; Y[6] ; X          ;
; N/A   ; None         ; 10.889 ns  ; count:inst2|cnt[0] ; Y[5] ; X          ;
; N/A   ; None         ; 10.714 ns  ; count:inst2|cnt[3] ; Y[0] ; X          ;
; N/A   ; None         ; 10.712 ns  ; count:inst2|cnt[3] ; Y[1] ; X          ;
; N/A   ; None         ; 10.703 ns  ; count:inst2|cnt[3] ; Y[6] ; X          ;
; N/A   ; None         ; 10.695 ns  ; count:inst2|cnt[3] ; Y[5] ; X          ;
; N/A   ; None         ; 10.649 ns  ; count:inst2|cnt[0] ; Y[4] ; X          ;
; N/A   ; None         ; 10.455 ns  ; count:inst2|cnt[3] ; Y[4] ; X          ;
; N/A   ; None         ; 7.058 ns   ; control:inst|CP2   ; CP2  ; X          ;
+-------+--------------+------------+--------------------+------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 5.430 ns        ; CP   ; CP1 ;
+-------+-------------------+-----------------+------+-----+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; -0.369 ns ; CP   ; control:inst|CP2 ; X        ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Feb 25 21:09:16 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:inst|CP2" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "X" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst|CP2" as buffer
Info: Clock "X" Internal fmax is restricted to 340.02 MHz between source register "count:inst2|cnt[0]" and destination register "count:inst2|cnt[2]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.241 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 11; REG Node = 'count:inst2|cnt[0]'
            Info: 2: + IC(0.509 ns) + CELL(0.624 ns) = 1.133 ns; Loc. = LCCOMB_X1_Y2_N28; Fanout = 1; COMB Node = 'count:inst2|cnt[2]~1'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.241 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2|cnt[2]'
            Info: Total cell delay = 0.732 ns ( 58.98 % )
            Info: Total interconnect delay = 0.509 ns ( 41.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "X" to destination register is 5.594 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'
                Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
                Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
                Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2|cnt[2]'
                Info: Total cell delay = 1.972 ns ( 35.25 % )
                Info: Total interconnect delay = 3.622 ns ( 64.75 % )
            Info: - Longest clock path from clock "X" to source register is 5.594 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'
                Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
                Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
                Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 11; REG Node = 'count:inst2|cnt[0]'
                Info: Total cell delay = 1.972 ns ( 35.25 % )
                Info: Total interconnect delay = 3.622 ns ( 64.75 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "control:inst|CP2" (data pin = "CP", clock pin = "X") is 1.317 ns
    Info: + Longest pin to register delay is 2.237 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'
        Info: 2: + IC(0.496 ns) + CELL(0.651 ns) = 2.237 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.741 ns ( 77.83 % )
        Info: Total interconnect delay = 0.496 ns ( 22.17 % )
    Info: + Micro setup delay of destination is 0.948 ns
    Info: - Shortest clock path from clock "X" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'
        Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.306 ns ( 69.91 % )
        Info: Total interconnect delay = 0.562 ns ( 30.09 % )
Info: tco from clock "X" to destination pin "Y[3]" through register "count:inst2|cnt[2]" is 15.041 ns
    Info: + Longest clock path from clock "X" to source register is 5.594 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'
        Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: 3: + IC(2.223 ns) + CELL(0.000 ns) = 4.091 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
        Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2|cnt[2]'
        Info: Total cell delay = 1.972 ns ( 35.25 % )
        Info: Total interconnect delay = 3.622 ns ( 64.75 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 9; REG Node = 'count:inst2|cnt[2]'
        Info: 2: + IC(0.834 ns) + CELL(0.650 ns) = 1.484 ns; Loc. = LCCOMB_X1_Y2_N6; Fanout = 1; COMB Node = 'print:inst3|WideOr2~0'
        Info: 3: + IC(4.429 ns) + CELL(3.230 ns) = 9.143 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'Y[3]'
        Info: Total cell delay = 3.880 ns ( 42.44 % )
        Info: Total interconnect delay = 5.263 ns ( 57.56 % )
Info: Longest tpd from source pin "CP" to destination pin "CP1" is 5.430 ns
    Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'
    Info: 2: + IC(1.284 ns) + CELL(3.056 ns) = 5.430 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'CP1'
    Info: Total cell delay = 4.146 ns ( 76.35 % )
    Info: Total interconnect delay = 1.284 ns ( 23.65 % )
Info: th for register "control:inst|CP2" (data pin = "CP", clock pin = "X") is -0.369 ns
    Info: + Longest clock path from clock "X" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'X'
        Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.306 ns ( 69.91 % )
        Info: Total interconnect delay = 0.562 ns ( 30.09 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.237 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'CP'
        Info: 2: + IC(0.496 ns) + CELL(0.651 ns) = 2.237 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.741 ns ( 77.83 % )
        Info: Total interconnect delay = 0.496 ns ( 22.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Fri Feb 25 21:09:16 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


