-- all messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(6): INFO: analyzing entity 'reveal_coretop' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(22): INFO: analyzing architecture 'one' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/TestVideoTop.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/TestVideoTop.vhd(18): INFO: analyzing entity 'testvideotop' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/TestVideoTop.vhd(50): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2cMasterCommands.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2cMasterCommands.vhd(9): INFO: analyzing entity 'i2cmastercommands' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2cMasterCommands.vhd(37): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2CMasterDevice.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2CMasterDevice.vhd(6): INFO: analyzing entity 'i2cmasterdevice' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2CMasterDevice.vhd(18): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd(29): INFO: analyzing entity 'ep32' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd(46): INFO: analyzing architecture 'behavioral' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd(33): INFO: analyzing entity 'forth' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd(46): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd(64): INFO: analyzing entity 'rx' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd(73): INFO: analyzing architecture 'behavioral' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd(59): INFO: analyzing entity 'tx' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd(69): INFO: analyzing architecture 'behavioral' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd(6): INFO: analyzing entity 'uart' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd(22): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SeqBlk1204.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SeqBlk1204.vhd(60): INFO: analyzing entity 'seqblk' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SeqBlk1204.vhd(69): INFO: analyzing architecture 'behavioral' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to100x50.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to100x50.vhd(14): INFO: analyzing entity 'pll125to100x50' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to100x50.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd(6): INFO: analyzing entity 'dvi410cnt' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd(16): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd(6): INFO: analyzing entity 'dvi410conf' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd(42): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd(6): INFO: analyzing entity 'dvi410' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd(54): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dv i410Request.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dv i410Request.vhd(6): INFO: analyzing entity 'dvi410request' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dv i410Request.vhd(21): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd(6): INFO: analyzing entity 'dvi410sync' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd(20): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd(6): INFO: analyzing entity 'dvi410timing' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd(18): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/vga.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/vga.vhd(5): INFO: analyzing entity 'vga' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/vga.vhd(26): INFO: analyzing architecture 'vga' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/MIres/mires.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/MIres/mires.vhd(8): INFO: analyzing entity 'mires' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/MIres/mires.vhd(27): INFO: analyzing architecture 'mires' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to159.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to159.vhd(14): INFO: analyzing entity 'pll125to159' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to159.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto25.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto25.vhd(14): INFO: analyzing entity 'pllclkto25' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto25.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Simulacion/simulacion.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Simulacion/simulacion.vhd(8): INFO: analyzing entity 'simulacion' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Simulacion/simulacion.vhd(34): INFO: analyzing architecture 'simulacion' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto120.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto120.vhd(14): INFO: analyzing entity 'pllclkto120' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto120.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto140.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto140.vhd(14): INFO: analyzing entity 'pllclkto140' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto140.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd(14): INFO: analyzing entity 'pllclkto80' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto34.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto34.vhd(14): INFO: analyzing entity 'pllclkto34' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto34.vhd(22): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_in.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_in.vhd(6): INFO: analyzing entity 'spi_in' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_in.vhd(15): INFO: analyzing architecture 'ar' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_out.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_out.vhd(6): INFO: analyzing entity 'spi_out' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_out.vhd(16): INFO: analyzing architecture 'ar' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/Spi_slave.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/Spi_slave.vhd(6): INFO: analyzing entity 'spi_slave' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/Spi_slave.vhd(19): INFO: analyzing architecture 'ar' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/decodage_generation.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/decodage_generation.vhd(8): INFO: analyzing entity 'decodage_generation' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/decodage_generation.vhd(30): INFO: analyzing architecture 'arch' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Top.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Top.vhd(9): INFO: analyzing entity 'top' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Top.vhd(35): INFO: analyzing architecture 'rtl' (VHDL-1010)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Top.vhd(9): INFO: elaborating 'Top(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/decodage_generation.vhd(8): INFO: elaborating 'decodage_generation_uniq_0(arch)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/TestVideoTop.vhd(18): INFO: elaborating 'TestVideoTop_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to100x50.vhd(14): INFO: elaborating 'Pll125to100x50_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to159.vhd(14): INFO: elaborating 'Pll125to159_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto25.vhd(14): INFO: elaborating 'PllClkto25_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto120.vhd(14): INFO: elaborating 'PllClkto120_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto140.vhd(14): INFO: elaborating 'PllClkto140_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd(14): INFO: elaborating 'PllClkto80_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd(14): INFO: elaborating 'PllClkto80_uniq_1(Structure)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SeqBlk1204.vhd(60): INFO: elaborating 'SeqBlk_uniq_0(Behavioral)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd(33): INFO: elaborating 'Forth_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd(29): INFO: elaborating 'ep32_uniq_0(behavioral)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd(6): INFO: elaborating 'uart_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd(64): INFO: elaborating 'Rx_uniq_0(Behavioral)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd(59): INFO: elaborating 'Tx_uniq_0(Behavioral)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2cMasterCommands.vhd(9): INFO: elaborating 'I2cMasterCommands_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2CMasterDevice.vhd(6): INFO: elaborating 'I2cMasterDevice_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd(6): INFO: elaborating 'Dvi410_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd(6): INFO: elaborating 'Dvi410Conf_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd(6): INFO: elaborating 'Dvi410Cnt_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd(6): INFO: elaborating 'Dvi410Sync_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd(6): INFO: elaborating 'Dvi410Timing_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dv i410Request.vhd(6): INFO: elaborating 'Dvi410Request_uniq_0(rtl)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd(205): WARNING: comparison between unequal length arrays always returns FALSE (VHDL-1390)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/MIres/mires.vhd(8): INFO: elaborating 'mires_uniq_0(mires)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/Spi_slave.vhd(6): INFO: elaborating 'Spi_slave_uniq_0(ar)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_in.vhd(6): INFO: elaborating 'SPI_in_uniq_0(ar)' (VHDL-1067)
C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_out.vhd(6): INFO: elaborating 'SPI_out_uniq_0(ar)' (VHDL-1067)
-- Pretty printing all units in library 'work' to file 'C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_workspace/tmpreveal/Top_rvl_top.vhd' (VHDL-1490)
