xilinx_vip=xsim.dir/xilinx_vip
xpm=xsim.dir/xpm
axi_lite_ipif_v3_0_4=xsim.dir/axi_lite_ipif_v3_0_4
mdm_v3_2_18=xsim.dir/mdm_v3_2_18
xil_defaultlib=xsim.dir/xil_defaultlib
microblaze_v11_0_3=xsim.dir/microblaze_v11_0_3
axi_bram_ctrl_v4_1_3=xsim.dir/axi_bram_ctrl_v4_1_3
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_21=xsim.dir/axi_register_slice_v2_1_21
fifo_generator_v13_2_5=xsim.dir/fifo_generator_v13_2_5
axi_data_fifo_v2_1_20=xsim.dir/axi_data_fifo_v2_1_20
axi_crossbar_v2_1_22=xsim.dir/axi_crossbar_v2_1_22
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
interrupt_control_v3_1_4=xsim.dir/interrupt_control_v3_1_4
axi_gpio_v2_0_23=xsim.dir/axi_gpio_v2_0_23
xlslice_v1_0_2=xsim.dir/xlslice_v1_0_2
blk_mem_gen_v8_4_4=xsim.dir/blk_mem_gen_v8_4_4
lmb_bram_if_cntlr_v4_0_18=xsim.dir/lmb_bram_if_cntlr_v4_0_18
lmb_v10_v3_0_11=xsim.dir/lmb_v10_v3_0_11
proc_sys_reset_v5_0_13=xsim.dir/proc_sys_reset_v5_0_13
lib_pkg_v1_0_2=xsim.dir/lib_pkg_v1_0_2
lib_fifo_v1_0_14=xsim.dir/lib_fifo_v1_0_14
lib_srl_fifo_v1_0_2=xsim.dir/lib_srl_fifo_v1_0_2
axi_datamover_v5_1_23=xsim.dir/axi_datamover_v5_1_23
axis_infrastructure_v1_1_0=xsim.dir/axis_infrastructure_v1_1_0
axis_broadcaster_v1_1_20=xsim.dir/axis_broadcaster_v1_1_20
axis_combiner_v1_1_19=xsim.dir/axis_combiner_v1_1_19
axis_register_slice_v1_1_21=xsim.dir/axis_register_slice_v1_1_21
axis_dwidth_converter_v1_1_20=xsim.dir/axis_dwidth_converter_v1_1_20
axis_subset_converter_v1_1_21=xsim.dir/axis_subset_converter_v1_1_21
xbip_utils_v3_0_10=xsim.dir/xbip_utils_v3_0_10
c_reg_fd_v12_0_6=xsim.dir/c_reg_fd_v12_0_6
xbip_dsp48_wrapper_v3_0_4=xsim.dir/xbip_dsp48_wrapper_v3_0_4
xbip_pipe_v3_0_6=xsim.dir/xbip_pipe_v3_0_6
xbip_dsp48_addsub_v3_0_6=xsim.dir/xbip_dsp48_addsub_v3_0_6
xbip_addsub_v3_0_6=xsim.dir/xbip_addsub_v3_0_6
c_addsub_v12_0_14=xsim.dir/c_addsub_v12_0_14
xlconcat_v2_1_3=xsim.dir/xlconcat_v2_1_3
xilinx_vip=/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xilinx_vip
