{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661356826465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661356826465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 19:00:26 2022 " "Processing started: Wed Aug 24 19:00:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661356826465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM_DEBUG -c SDRAM_DEBUG " "Command: quartus_sta SDRAM_DEBUG -c SDRAM_DEBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826465 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1661356826527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1661356826633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1661356826633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_DEBUG.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_DEBUG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661356826823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 14 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 14 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661356826823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 14 -phase 120.00 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 14 -phase 120.00 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661356826823 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " "create_clock -period 1.000 -name SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661356826823 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name START_READ START_READ " "create_clock -period 1.000 -name START_READ START_READ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661356826823 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661356826823 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1661356826823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1661356826839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661356826839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661356826839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.389 " "Worst-case setup slack is -3.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.389              -3.389 START_READ  " "   -3.389              -3.389 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714             -26.774 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -1.714             -26.774 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673             -17.779 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.673             -17.779 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -0.581 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.581              -0.581 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.201 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.201              -0.201 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 START_READ  " "    0.382               0.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "    0.542               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356826854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356826854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 START_READ  " "   -1.000              -1.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.317               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.317               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.318               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.318               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLK_IN  " "    9.835               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356826854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356826854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661356826901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661356826901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661356827136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661356827194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661356827194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661356827194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.944 " "Worst-case setup slack is -2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944              -2.944 START_READ  " "   -2.944              -2.944 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428             -22.270 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -1.428             -22.270 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -15.172 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.427             -15.172 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -0.450 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.450              -0.450 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.264 " "Worst-case hold slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.264 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.264              -0.264 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 START_READ  " "    0.333               0.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "    0.482               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356827209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356827209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 START_READ  " "   -1.000              -1.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.314               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.314               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.316               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.316               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 CLK_IN  " "    9.818               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827225 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661356827272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661356827319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661356827319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661356827319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.543 " "Worst-case setup slack is -1.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543              -1.543 START_READ  " "   -1.543              -1.543 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.056             -11.206 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.056             -11.206 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -7.792 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -0.509              -7.792 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -0.433 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.433              -0.433 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.108 " "Worst-case hold slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.108 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.108              -0.108 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 START_READ  " "    0.201               0.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "    0.294               0.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356827334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661356827334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data  " "   -1.000             -32.000 SDRAM_IS42S16160B_DRIVER:SDRAM1\|ready_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 START_READ  " "   -1.000              -1.000 START_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.353               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.353               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.353               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.353               0.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLK_IN  " "    9.587               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661356827334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661356827334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661356827676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661356827676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661356827723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 19:00:27 2022 " "Processing ended: Wed Aug 24 19:00:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661356827723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661356827723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661356827723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661356827723 ""}
