--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431887 paths analyzed, 38275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.937ns.
--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000001e7 (SLICE_X15Y180.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          inst_divfp/blk000001e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to inst_divfp/blk000001e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X35Y96.F2      net (fanout=4)        1.896   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X35Y96.X       Tilo                  0.194   N2546
                                                       tfm_inst/divfpond71_SW0
    SLICE_X35Y94.F2      net (fanout=1)        0.533   N2546
    SLICE_X35Y94.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/i2c_mem_ena_internal
                                                       tfm_inst/divfpond71
    SLICE_X34Y109.F4     net (fanout=1)        0.582   tfm_inst/divfpce71
    SLICE_X34Y109.X      Tilo                  0.195   N4234
                                                       tfm_inst/divfpond105_SW0
    SLICE_X34Y113.G2     net (fanout=1)        0.533   N4234
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y180.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y180.CLK    Tceck                 0.553   inst_divfp/sig00000a05
                                                       inst_divfp/blk000001e7
    -------------------------------------------------  ---------------------------
    Total                                      9.937ns (1.671ns logic, 8.266ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_divfp/blk000001e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_divfp/blk000001e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X34Y125.G4     net (fanout=396)      2.604   tfm_inst/CalculateTa_mux
    SLICE_X34Y125.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpa<0>51
    SLICE_X34Y125.F3     net (fanout=19)       0.218   tfm_inst/N408
    SLICE_X34Y125.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpond36
    SLICE_X34Y113.G4     net (fanout=1)        0.767   tfm_inst/divfpce36
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y180.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y180.CLK    Tceck                 0.553   inst_divfp/sig00000a05
                                                       inst_divfp/blk000001e7
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (1.478ns logic, 8.311ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux (FF)
  Destination:          inst_divfp/blk000001e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux to inst_divfp/blk000001e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y114.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
    SLICE_X35Y125.G1     net (fanout=90)       1.968   tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
    SLICE_X35Y125.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/divfpce_internal
                                                       tfm_inst/divfpond26
    SLICE_X34Y125.F1     net (fanout=1)        0.777   tfm_inst/divfpce26
    SLICE_X34Y125.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpond36
    SLICE_X34Y113.G4     net (fanout=1)        0.767   tfm_inst/divfpce36
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y180.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y180.CLK    Tceck                 0.553   inst_divfp/sig00000a05
                                                       inst_divfp/blk000001e7
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (1.497ns logic, 8.234ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000001ea (SLICE_X15Y181.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          inst_divfp/blk000001ea (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to inst_divfp/blk000001ea
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X35Y96.F2      net (fanout=4)        1.896   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X35Y96.X       Tilo                  0.194   N2546
                                                       tfm_inst/divfpond71_SW0
    SLICE_X35Y94.F2      net (fanout=1)        0.533   N2546
    SLICE_X35Y94.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/i2c_mem_ena_internal
                                                       tfm_inst/divfpond71
    SLICE_X34Y109.F4     net (fanout=1)        0.582   tfm_inst/divfpce71
    SLICE_X34Y109.X      Tilo                  0.195   N4234
                                                       tfm_inst/divfpond105_SW0
    SLICE_X34Y113.G2     net (fanout=1)        0.533   N4234
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y181.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y181.CLK    Tceck                 0.553   inst_divfp/sig00000a01
                                                       inst_divfp/blk000001ea
    -------------------------------------------------  ---------------------------
    Total                                      9.937ns (1.671ns logic, 8.266ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_divfp/blk000001ea (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_divfp/blk000001ea
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X34Y125.G4     net (fanout=396)      2.604   tfm_inst/CalculateTa_mux
    SLICE_X34Y125.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpa<0>51
    SLICE_X34Y125.F3     net (fanout=19)       0.218   tfm_inst/N408
    SLICE_X34Y125.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpond36
    SLICE_X34Y113.G4     net (fanout=1)        0.767   tfm_inst/divfpce36
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y181.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y181.CLK    Tceck                 0.553   inst_divfp/sig00000a01
                                                       inst_divfp/blk000001ea
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (1.478ns logic, 8.311ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux (FF)
  Destination:          inst_divfp/blk000001ea (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux to inst_divfp/blk000001ea
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y114.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
    SLICE_X35Y125.G1     net (fanout=90)       1.968   tfm_inst/inst_CalculatePixOS/ExtractKvParameters_mux
    SLICE_X35Y125.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/divfpce_internal
                                                       tfm_inst/divfpond26
    SLICE_X34Y125.F1     net (fanout=1)        0.777   tfm_inst/divfpce26
    SLICE_X34Y125.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpb_internal<12>
                                                       tfm_inst/divfpond36
    SLICE_X34Y113.G4     net (fanout=1)        0.767   tfm_inst/divfpce36
    SLICE_X34Y113.Y      Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X15Y181.CE     net (fanout=842)      4.722   divfpce
    SLICE_X15Y181.CLK    Tceck                 0.553   inst_divfp/sig00000a01
                                                       inst_divfp/blk000001ea
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (1.497ns logic, 8.234ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28 (SLICE_X57Y66.BY), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd2 (FF)
  Destination:          tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.872ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd2 to tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.XQ      Tcko                  0.360   tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd2
                                                       tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd2
    SLICE_X56Y15.F1      net (fanout=84)       3.066   tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd2
    SLICE_X56Y15.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/m<3>
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>11_SW0
    SLICE_X57Y13.G2      net (fanout=1)        0.499   N1464
    SLICE_X57Y13.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>11
    SLICE_X57Y13.F4      net (fanout=2)        0.164   tfm_inst/inst_ExtractAlphaParameters/N26
    SLICE_X57Y13.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>1
    SLICE_X56Y66.G1      net (fanout=65)       3.566   tfm_inst/inst_ExtractAlphaParameters/N0
    SLICE_X56Y66.Y       Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_not0001
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<28>_SW0
    SLICE_X57Y66.BY      net (fanout=1)        0.391   N953
    SLICE_X57Y66.CLK     Tsrck                 1.048   tfm_inst/inst_ExtractAlphaParameters/addfpa_internal<28>
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.872ns (2.186ns logic, 7.686ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd1 (FF)
  Destination:          tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.196ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd1 to tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.YQ      Tcko                  0.360   tfm_inst/inst_ExtractAlphaParameters/divfpsclr_internal
                                                       tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd1
    SLICE_X58Y8.F2       net (fanout=13)       1.299   tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd1
    SLICE_X58Y8.X        Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/i2c_mem_addra_mux0000<6>1210
                                                       tfm_inst/inst_ExtractAlphaParameters/i2c_mem_addra_mux0000<6>1210
    SLICE_X58Y10.G3      net (fanout=1)        0.431   tfm_inst/inst_ExtractAlphaParameters/i2c_mem_addra_mux0000<6>1210
    SLICE_X58Y10.Y       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/N34
                                                       tfm_inst/inst_ExtractAlphaParameters/i2c_mem_addra_mux0000<6>1213
    SLICE_X58Y10.F4      net (fanout=8)        0.164   tfm_inst/inst_ExtractAlphaParameters/N38
    SLICE_X58Y10.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/N34
                                                       tfm_inst/inst_ExtractAlphaParameters/dia_mux0000<21>111
    SLICE_X57Y13.G1      net (fanout=2)        0.605   tfm_inst/inst_ExtractAlphaParameters/N34
    SLICE_X57Y13.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>11
    SLICE_X57Y13.F4      net (fanout=2)        0.164   tfm_inst/inst_ExtractAlphaParameters/N26
    SLICE_X57Y13.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>1
    SLICE_X56Y66.G1      net (fanout=65)       3.566   tfm_inst/inst_ExtractAlphaParameters/N0
    SLICE_X56Y66.Y       Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_not0001
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<28>_SW0
    SLICE_X57Y66.BY      net (fanout=1)        0.391   N953
    SLICE_X57Y66.CLK     Tsrck                 1.048   tfm_inst/inst_ExtractAlphaParameters/addfpa_internal<28>
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.196ns (2.576ns logic, 6.620ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd23 (FF)
  Destination:          tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd23 to tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y18.YQ      Tcko                  0.340   tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd23
                                                       tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd23
    SLICE_X61Y8.F2       net (fanout=8)        1.219   tfm_inst/inst_ExtractAlphaParameters/state_FSM_FFd23
    SLICE_X61Y8.X        Tilo                  0.194   N1517
                                                       tfm_inst/inst_ExtractAlphaParameters/dia_mux0000<21>111_SW0
    SLICE_X58Y10.F1      net (fanout=1)        0.759   N1517
    SLICE_X58Y10.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/N34
                                                       tfm_inst/inst_ExtractAlphaParameters/dia_mux0000<21>111
    SLICE_X57Y13.G1      net (fanout=2)        0.605   tfm_inst/inst_ExtractAlphaParameters/N34
    SLICE_X57Y13.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>11
    SLICE_X57Y13.F4      net (fanout=2)        0.164   tfm_inst/inst_ExtractAlphaParameters/N26
    SLICE_X57Y13.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/N0
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<0>1
    SLICE_X56Y66.G1      net (fanout=65)       3.566   tfm_inst/inst_ExtractAlphaParameters/N0
    SLICE_X56Y66.Y       Tilo                  0.195   tfm_inst/inst_CalculateAlphaComp/inst_ExtractKsTaParameters/address_ksta_not0001
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_mux0000<28>_SW0
    SLICE_X57Y66.BY      net (fanout=1)        0.391   N953
    SLICE_X57Y66.CLK     Tsrck                 1.048   tfm_inst/inst_ExtractAlphaParameters/addfpa_internal<28>
                                                       tfm_inst/inst_ExtractAlphaParameters/addfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.064ns (2.360ns logic, 6.704ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X4Y20.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_vdd25_2 (FF)
  Destination:          tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.699 - 0.725)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_vdd25_2 to tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y162.XQ     Tcko                  0.313   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_vdd25<2>
                                                       tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_vdd25_2
    RAMB16_X4Y20.ADDRB7  net (fanout=1)        0.308   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_vdd25<2>
    RAMB16_X4Y20.CLKB    Trckc_ADDRB (-Th)     0.322   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X4Y20.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_kvdd_6 (FF)
  Destination:          tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.699 - 0.722)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_kvdd_6 to tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y165.YQ     Tcko                  0.331   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_kvdd<5>
                                                       tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_kvdd_6
    RAMB16_X4Y20.ADDRA11 net (fanout=1)        0.308   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/address_kvdd<6>
    RAMB16_X4Y20.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/rom_kvdd_vdd25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.009ns logic, 0.308ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_0 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.803 - 0.851)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_0 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.XQ     Tcko                  0.313   dualmem_dina<0>
                                                       dualmem_dina_0
    RAMB16_X5Y20.DIA0    net (fanout=1)        0.308   dualmem_dina<0>
    RAMB16_X5Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X5Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X3Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.937|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431887 paths, 0 nets, and 65428 connections

Design statistics:
   Minimum period:   9.937ns{1}   (Maximum frequency: 100.634MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  8 23:30:48 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 720 MB



