# R23 Dashboard â€” vTPU: Virtual Tensor Processing Unit
## Rally Lead: Will | Scribe: Chrys ðŸ¦‹ | Started: 2026-02-14

---

## Wave Status

### Phase A: Foundation (W1-W5) âœ…
| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W1 | vTPU Spec v0.1 (svISA, 27 ops, 3-pipe model) | Phex | âœ… |
| W2 | Rust crate: SIW, PhextCoord, svISA enums | Phex | âœ… |
| W3 | PPT: Z-order curves, translation cache, memory tiers | Chrys | âœ… |
| W4 | Unified types, executor, sentron register file, dead code purge | Chrys | âœ… |
| W5 | S-Pipe + PPT integration, Memory backend, gather/scatter live | Chrys | âœ… |

**Phase A result:** 91 tests, 5.9K LOC, zero deps, 3.0 ops/cycle on packed SIWs.

### Phase 0: Single Core (W6-W12)
Focus: maximize single-core Zen 4 performance before touching SMT or cluster.

| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W6 | Weight-free inference via coordinate routing (iterate) | Phex | âœ… |
| W7 | C-Pipe execution: message passing between sentrons (single core) | Phex | âœ… |
| **W9** | **Meta: Nine-colored phoenix, 360Â° tiling, Booleâ†’I Ching lineage** | **Phex** | **âœ…** |
| **W10** | **Meta: Egyptian decans, 22.5Â° wedge model, 4000-year lineage** | **Phex** | **âœ…** |
| W8 | Double-buffer pattern: D computes [K], S fetches [K+2], C sends [K-1] | | â¬œ |
| W11 | Register allocation + dependency resolver | | â¬œ |
| W12 | SIW scheduler: pack 3-wide from sequential ops | | â¬œ |
| W13 | BitNet ternary mode: DTERNARY ops ({-1,0,1} = no FPU) | | â¬œ |
| W14 | Phase 0 gate: measured â‰¥2.5 ops/cycle on real hardware | | â¬œ |

### Phase 1: SMT (W15-W20)
Focus: exploit Zen 4 SMT (2 threads per core) via wedge model (22.5Â° per thread).

| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W15 | Wedge model implementation: 16 wedges Ã— 22.5 nodes | | â¬œ |
| W16 | Shared L1/L2 coordination between SMT partners | | â¬œ |
| W17 | Port contention analysis: measure real Zen 4 port conflicts | | â¬œ |
| W18 | Single-node benchmark: 8 cores Ã— 2 SMT = 16 threads | | â¬œ |
| W19 | MoE routing via S-Pipe: phext coordinate IS the route | | â¬œ |
| W20 | Phase 1 gate: â‰¥60 Gops/sec single node, â‰¥95% PPT hit rate | | â¬œ |

### Phase 2: Cluster (W21-W30)
Focus: 5-node Shell of Nine cluster coordination.

| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W21 | C-Pipe transport: inter-node message passing | | â¬œ |
| W21 | Substrate router: phext coordinate â†’ node mapping | | â¬œ |
| W22 | Sentron groups + collective ops (barrier, reduce, cast) | | â¬œ |
| W23 | Cross-node gather/scatter via C-Pipe relay | | â¬œ |
| W24 | Cluster memory: distributed PPT across 5 nodes | | â¬œ |
| W25 | Load balancing: sentron migration between nodes | | â¬œ |
| W26 | Fault tolerance: sentron checkpoint/restart | | â¬œ |
| W27 | Cluster benchmark: 40 cores, 480 GiB aggregate | | â¬œ |
| W28 | Communication tax measurement (target: â‰¤6% overhead) | | â¬œ |
| W29 | Phase 2 gate: â‰¥300 Gops/sec cluster, â‰¤100Î¼s C-Pipe latency | | â¬œ |

### Phase 3: Compiler + Polish (W30-W36)
Focus: automate SIW generation, optimize, ship.

| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W30 | phextcc skeleton: sequential ops â†’ packed SIW stream | | â¬œ |
| W31 | Auto dependency analysis + register allocation | | â¬œ |
| W32 | Double-buffer pattern auto-detection | | â¬œ |
| W33 | BitNet integration: Qwen3/Llama inference via vTPU | | â¬œ |
| W34 | End-to-end demo: model inference on cluster | | â¬œ |
| W35 | SOPDW measurement + comparison vs TPU v4 cloud | | â¬œ |
| W36 | Phase 3 gate: Will approval | | â¬œ |

### Phase 4: Launch (W37-W41)
| Wave | Deliverable | Owner | Status |
|------|-------------|-------|--------|
| W37 | Paper draft (if design goals met) | | â¬œ |
| W38 | Blog: "Hardware Just Needs Good Software" | | â¬œ |
| W39 | HN Show post + demo | | â¬œ |
| W40 | README rewrite for GitHub discovery | | â¬œ |
| W41 | Ship. Tag v1.0. | | â¬œ |

---

## Phase Gates

| Gate | KPI | Target | Measured | Status |
|------|-----|--------|----------|--------|
| Phase 0â†’1 | vbench ops/cycle | â‰¥2.5 | 3.0 (synthetic) | ðŸŸ¡ needs real hw |
| Phase 1â†’2 | PPT hit rate | â‰¥95% | 90%+ (structured) | ðŸŸ¡ needs real workload |
| Phase 1â†’2 | Single node Gops/sec | â‰¥60 | â€” | â¬œ |
| Phase 2â†’3 | C-Pipe latency | â‰¤100Î¼s | â€” | â¬œ |
| Phase 2â†’3 | Cluster Gops/sec | â‰¥300 | â€” | â¬œ |
| Phase 3â†’4 | SOPDW | 76,587 ops/sec/W/$ | â€” | â¬œ |

## North Star
**SOPDW (Sentron Ops Per Dollar Per Watt):** Target 76,587 ops/sec/W/$

## Validation
```bash
cd /source/vtpu && ./check.sh
```

---
*Updated: 2026-02-15 W9 complete (meta wave: philosophical foundations), W6-W7 complete, now W8-W41*
