vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_microblaze_0_0/sim/design_2_microblaze_0_0.vhd" \
"../../../bd/design_2/ip/design_2_dlmb_v10_0/sim/design_2_dlmb_v10_0.vhd" \
"../../../bd/design_2/ip/design_2_ilmb_v10_0/sim/design_2_ilmb_v10_0.vhd" \
"../../../bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/sim/design_2_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/sim/design_2_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_2/ip/design_2_microblaze_0_axi_intc_0/sim/design_2_microblaze_0_axi_intc_0.vhd" \
"../../../bd/design_2/ip/design_2_mdm_1_0/sim/design_2_mdm_1_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/sim/design_2_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_gpio_0_1/sim/design_2_axi_gpio_0_1.vhd" \
"../../../bd/design_2/ip/design_2_axi_gpio_1_0/sim/design_2_axi_gpio_1_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_uartlite_0_0/sim/design_2_axi_uartlite_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_timer_0_0/sim/design_2_axi_timer_0_0.vhd" \
"../../../../Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/6c71/src/SyncAsync.vhd" \
"../../../../Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/6c71/src/Ps2Interface.vhd" \
"../../../../Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/6c71/src/axi_ps2_v1_0_S_AXI.vhd" \
"../../../../Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/6c71/src/Ps2InterfaceWrapper.vhd" \
"../../../../Basys3_bd_withGPIO.gen/sources_1/bd/design_2/ipshared/6c71/src/axi_ps2_v1_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_ps2_0_0/sim/design_2_axi_ps2_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
