--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15554 paths analyzed, 805 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.034ns.
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_16 (SLICE_X19Y24.D2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR1_p_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.968ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR1_p_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X18Y25.A2      net (fanout=3)        1.250   countC<0>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.D2      net (fanout=16)       1.133   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_16_rstpot
                                                       CHAR1_p_16
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (1.380ns logic, 4.588ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR1_p_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR1_p_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countC<2>
                                                       countC_1
    SLICE_X18Y25.A1      net (fanout=3)        1.158   countC<1>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.D2      net (fanout=16)       1.133   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_16_rstpot
                                                       CHAR1_p_16
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.380ns logic, 4.496ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_13 (FF)
  Destination:          CHAR1_p_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.322 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_13 to CHAR1_p_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.408   countC<14>
                                                       countC_13
    SLICE_X16Y27.D2      net (fanout=3)        0.610   countC<13>
    SLICE_X16Y27.D       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>5_1
    SLICE_X16Y27.B2      net (fanout=8)        1.505   GND_5_o_GND_5_o_equal_9_o<27>5
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.D2      net (fanout=16)       1.133   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_16_rstpot
                                                       CHAR1_p_16
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (1.399ns logic, 4.451ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_14 (SLICE_X19Y24.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR1_p_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR1_p_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X18Y25.A2      net (fanout=3)        1.250   countC<0>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.B1      net (fanout=16)       0.960   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_14_rstpot
                                                       CHAR1_p_14
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.380ns logic, 4.415ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR1_p_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR1_p_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countC<2>
                                                       countC_1
    SLICE_X18Y25.A1      net (fanout=3)        1.158   countC<1>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.B1      net (fanout=16)       0.960   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_14_rstpot
                                                       CHAR1_p_14
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (1.380ns logic, 4.323ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_13 (FF)
  Destination:          CHAR1_p_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.322 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_13 to CHAR1_p_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.408   countC<14>
                                                       countC_13
    SLICE_X16Y27.D2      net (fanout=3)        0.610   countC<13>
    SLICE_X16Y27.D       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>5_1
    SLICE_X16Y27.B2      net (fanout=8)        1.505   GND_5_o_GND_5_o_equal_9_o<27>5
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X21Y22.B4      net (fanout=8)        1.203   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X21Y22.B       Tilo                  0.259   CHAR1_p<4>
                                                       _n00917
    SLICE_X19Y24.B1      net (fanout=16)       0.960   _n0091
    SLICE_X19Y24.CLK     Tas                   0.322   CHAR1_p<16>
                                                       CHAR1_p_14_rstpot
                                                       CHAR1_p_14
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (1.399ns logic, 4.278ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_12 (SLICE_X27Y25.D2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR0_p_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.346 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR0_p_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X18Y25.A2      net (fanout=3)        1.250   countC<0>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X28Y23.B5      net (fanout=8)        1.048   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X28Y23.B       Tilo                  0.205   CHAR0_p<4>
                                                       _n00937
    SLICE_X27Y25.D2      net (fanout=16)       1.102   _n0093
    SLICE_X27Y25.CLK     Tas                   0.322   CHAR0_p<12>
                                                       CHAR0_p_12_rstpot
                                                       CHAR0_p_12
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.326ns logic, 4.402ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR0_p_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.346 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR0_p_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countC<2>
                                                       countC_1
    SLICE_X18Y25.A1      net (fanout=3)        1.158   countC<1>
    SLICE_X18Y25.A       Tilo                  0.203   GND_5_o_GND_5_o_equal_9_o<27>65
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X16Y27.B3      net (fanout=8)        1.002   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X28Y23.B5      net (fanout=8)        1.048   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X28Y23.B       Tilo                  0.205   CHAR0_p<4>
                                                       _n00937
    SLICE_X27Y25.D2      net (fanout=16)       1.102   _n0093
    SLICE_X27Y25.CLK     Tas                   0.322   CHAR0_p<12>
                                                       CHAR0_p_12_rstpot
                                                       CHAR0_p_12
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (1.326ns logic, 4.310ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_13 (FF)
  Destination:          CHAR0_p_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.346 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_13 to CHAR0_p_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.408   countC<14>
                                                       countC_13
    SLICE_X16Y27.D2      net (fanout=3)        0.610   countC<13>
    SLICE_X16Y27.D       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>5_1
    SLICE_X16Y27.B2      net (fanout=8)        1.505   GND_5_o_GND_5_o_equal_9_o<27>5
    SLICE_X16Y27.B       Tilo                  0.205   countC<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>6_1
    SLICE_X28Y23.B5      net (fanout=8)        1.048   GND_5_o_GND_5_o_equal_9_o<27>6
    SLICE_X28Y23.B       Tilo                  0.205   CHAR0_p<4>
                                                       _n00937
    SLICE_X27Y25.D2      net (fanout=16)       1.102   _n0093
    SLICE_X27Y25.CLK     Tas                   0.322   CHAR0_p<12>
                                                       CHAR0_p_12_rstpot
                                                       CHAR0_p_12
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.345ns logic, 4.265ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR2_p_31 (SLICE_X16Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_p_31 (FF)
  Destination:          CHAR2_p_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_p_31 to CHAR2_p_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.200   CHAR2_p<31>
                                                       CHAR2_p_31
    SLICE_X16Y25.A6      net (fanout=3)        0.032   CHAR2_p<31>
    SLICE_X16Y25.CLK     Tah         (-Th)    -0.190   CHAR2_p<31>
                                                       CHAR2_p_31_rstpot
                                                       CHAR2_p_31
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_2 (SLICE_X28Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_2 (FF)
  Destination:          CHAR0_p_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_2 to CHAR0_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.AQ      Tcko                  0.200   CHAR0_p<4>
                                                       CHAR0_p_2
    SLICE_X28Y23.A6      net (fanout=6)        0.035   CHAR0_p<2>
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.190   CHAR0_p<4>
                                                       CHAR0_p_2_rstpot
                                                       CHAR0_p_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_2 (SLICE_X24Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_2 (FF)
  Destination:          CHAR3_p_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_2 to CHAR3_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.200   CHAR3_p<2>
                                                       CHAR3_p_2
    SLICE_X24Y22.D6      net (fanout=6)        0.040   CHAR3_p<2>
    SLICE_X24Y22.CLK     Tah         (-Th)    -0.190   CHAR3_p<2>
                                                       CHAR3_p_2_rstpot
                                                       CHAR3_p_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<3>/CLK
  Logical resource: countB_0/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<3>/CLK
  Logical resource: countB_1/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.034|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15554 paths, 0 nets, and 1285 connections

Design statistics:
   Minimum period:   6.034ns{1}   (Maximum frequency: 165.728MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:29:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



