Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/blinku/Desktop/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 4dd3049512a74449ad6cae1a5b8c1d93 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_adc_driver_behav xil_defaultlib.test_adc_driver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.adc_driver
Compiling module xil_defaultlib.test_adc_driver
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_adc_driver_behav
