{
    "notes": "# Memory Access Instructions\n\n## Load and Store with Different Addressing Modes\n\n| Name | Semantics | Assembly | Machine |\n|------|-----------|----------|----------|\n| load immediate | r[d] ← v | ld $v, rd | 0d-- vvvvvvvv |\n| load base + offset | r[d] ← m[r[s]+(o=4*p)] | ld o(rs), rd | 1psd |\n| load indexed | r[d] ← m[r[s]+4*r[i]] | ld (rs, ri, 4), rd | 2sid |\n| store base + offset | m[r[d]+(o=4*p)] ← r[s] | st rs, o(rd) | 3spd |\n| store indexed | m[r[d]+4*r[i]] ← r[s] | st rs, (rd, ri, 4) | 4sdi |\n\n### 4 Addressing Modes for Operands:\n\n- **immediate**: constant value stored as part of instruction\n- **register**: operand is register number; register stores value\n- **base+offset**: operand is register number; register stores memory address of value (+ offset = p*4)\n- **indexed**: two register-number operands; store base memory address and value of index\n\n---\n*Source: 2024W1 - Mike Feeley, Jonatan Schroeder, Robert Xiao, Jordon Johnson, Geoffrey Tien*"
}