
*** Running vivado
    with args -log model_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source model_test.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source model_test.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 450.797 ; gain = 133.180
Command: synth_design -top model_test -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 712.137 ; gain = 237.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'model_test' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:107]
INFO: [Synth 8-226] default block is never used [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:330]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-6157] synthesizing module 'operand_generator' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v:24]
WARNING: [Synth 8-3848] Net o_operand_3 in module/entity operand_generator does not have driver. [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v:37]
INFO: [Synth 8-6155] done synthesizing module 'operand_generator' (3#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/operand_generator.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decode' (4#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Instr_Decode.v:24]
WARNING: [Synth 8-689] width (3) of port connection 'i_write_reg_ce' does not match port width (1) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'o_Unit' does not match port width (3) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'o_Operate' does not match port width (4) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:62]
WARNING: [Synth 8-689] width (1) of port connection 'o_operand_1' does not match port width (32) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:63]
WARNING: [Synth 8-689] width (5) of port connection 'o_operand_2' does not match port width (32) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'o_operand_3' does not match port width (32) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:65]
WARNING: [Synth 8-689] width (5) of port connection 'o_write_reg_ce' does not match port width (1) of module 'Instr_Decode' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:65]
WARNING: [Synth 8-7023] instance 'Decode0' of module 'Instr_Decode' has 12 connections declared, but only 11 given [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:58]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'ADD32' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v:22]
INFO: [Synth 8-6157] synthesizing module 'ADD1' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD1' (5#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD8' (6#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD8.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:35]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'cout' does not match port width (8) of module 'ADD8' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ADD32' (7#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ADD32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EX' (10#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/EX.v:24]
WARNING: [Synth 8-3848] Net oUnit in module/entity model_test does not have driver. [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:48]
WARNING: [Synth 8-3848] Net oOperate in module/entity model_test does not have driver. [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:49]
WARNING: [Synth 8-3848] Net ooperand_1 in module/entity model_test does not have driver. [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:51]
INFO: [Synth 8-6155] done synthesizing module 'model_test' (11#1) [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/model_test.v:24]
WARNING: [Synth 8-3331] design EX has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[31]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[30]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[29]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[28]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[27]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[26]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[25]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[24]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[23]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[22]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[21]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[20]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[19]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[18]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[17]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[16]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[15]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[14]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[13]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[12]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[11]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[10]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[9]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[8]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[7]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[6]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[5]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[4]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[3]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[2]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[1]
WARNING: [Synth 8-3331] design EX has unconnected port i_operand_3[0]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[31]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[30]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[29]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[28]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[27]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[26]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[25]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[24]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[23]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[22]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[21]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[20]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[19]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[18]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[17]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[16]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[15]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[14]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[13]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[12]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[11]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[10]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[9]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[8]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[7]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[6]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[5]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[4]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[3]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[2]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[1]
WARNING: [Synth 8-3331] design operand_generator has unconnected port o_operand_3[0]
WARNING: [Synth 8-3331] design operand_generator has unconnected port reset
WARNING: [Synth 8-3331] design model_test has unconnected port clk
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_ce
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_addr[4]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_addr[3]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_addr[2]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_addr[1]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_addr[0]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[31]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[30]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[29]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[28]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[27]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[26]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[25]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[24]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[23]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[22]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[21]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[20]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[19]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[18]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[17]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[16]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[15]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[14]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[13]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[12]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[11]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[10]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[9]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[8]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[7]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[6]
WARNING: [Synth 8-3331] design model_test has unconnected port i_write_reg_data[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 785.242 ; gain = 310.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 785.242 ; gain = 310.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 785.242 ; gain = 310.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_Operate1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_read_reg_addr11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_read_reg_addr21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_imm1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_result0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_res1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'o_imm_ce_reg' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Decoder.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[31]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[30]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[29]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[28]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[27]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[26]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[25]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[24]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[23]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[22]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[21]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[20]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[19]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[18]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[17]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[16]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[15]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[14]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[13]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[12]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[11]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[10]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[9]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[8]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[7]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[6]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[5]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[4]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[3]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[2]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[1]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[0]' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/register.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'add_op1_reg' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'add_op2_reg' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/ALU.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/shifter.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 785.242 ; gain = 310.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ADD1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "EX0/ALU0/o_result0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/CF_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/CF_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/shifter0/temp_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[31][1]' (LD) to 'Decode0/register0/Regsiter_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[30][1]' (LD) to 'Decode0/register0/Regsiter_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[29][1]' (LD) to 'Decode0/register0/Regsiter_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[28][1]' (LD) to 'Decode0/register0/Regsiter_reg[27][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[27][1]' (LD) to 'Decode0/register0/Regsiter_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[26][1]' (LD) to 'Decode0/register0/Regsiter_reg[25][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[25][1]' (LD) to 'Decode0/register0/Regsiter_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[24][1]' (LD) to 'Decode0/register0/Regsiter_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[23][1]' (LD) to 'Decode0/register0/Regsiter_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[22][1]' (LD) to 'Decode0/register0/Regsiter_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[21][1]' (LD) to 'Decode0/register0/Regsiter_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[20][1]' (LD) to 'Decode0/register0/Regsiter_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[19][1]' (LD) to 'Decode0/register0/Regsiter_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[18][1]' (LD) to 'Decode0/register0/Regsiter_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[17][1]' (LD) to 'EX0/ALU0/add_op1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[16][1]' (LDC) to 'Decode0/register0/Regsiter_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[15][1]' (LDP) to 'Decode0/register0/Regsiter_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[14][1]' (LDP) to 'Decode0/register0/Regsiter_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[13][1]' (LDC) to 'Decode0/register0/Regsiter_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[12][1]' (LDC) to 'Decode0/register0/Regsiter_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[11][1]' (LDP) to 'Decode0/register0/Regsiter_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[10][1]' (LDP) to 'Decode0/register0/Regsiter_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[9][1]' (LDC) to 'Decode0/register0/Regsiter_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[8][1]' (LDC) to 'Decode0/register0/Regsiter_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[7][1]' (LDP) to 'Decode0/register0/Regsiter_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[6][1]' (LDP) to 'Decode0/register0/Regsiter_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[5][1]' (LDC) to 'Decode0/register0/Regsiter_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[4][1]' (LDC) to 'Decode0/register0/Regsiter_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[3][1]' (LDP) to 'Decode0/register0/Regsiter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[1][1]' (LDC) to 'Decode0/register0/Regsiter_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode0/register0/Regsiter_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[31][2]' (LD) to 'Decode0/register0/Regsiter_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[30][2]' (LD) to 'Decode0/register0/Regsiter_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[29][2]' (LD) to 'Decode0/register0/Regsiter_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[28][2]' (LD) to 'Decode0/register0/Regsiter_reg[27][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[27][2]' (LD) to 'Decode0/register0/Regsiter_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[26][2]' (LD) to 'Decode0/register0/Regsiter_reg[25][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[25][2]' (LD) to 'Decode0/register0/Regsiter_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[24][2]' (LD) to 'Decode0/register0/Regsiter_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[23][2]' (LD) to 'Decode0/register0/Regsiter_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[22][2]' (LD) to 'Decode0/register0/Regsiter_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[21][2]' (LD) to 'Decode0/register0/Regsiter_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[20][2]' (LD) to 'Decode0/register0/Regsiter_reg[19][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[19][2]' (LD) to 'Decode0/register0/Regsiter_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[18][2]' (LD) to 'Decode0/register0/Regsiter_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[17][2]' (LD) to 'EX0/ALU0/add_op1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[16][2]' (LDC) to 'Decode0/register0/Regsiter_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[15][2]' (LDP) to 'Decode0/register0/Regsiter_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[14][2]' (LDP) to 'Decode0/register0/Regsiter_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[13][2]' (LDP) to 'Decode0/register0/Regsiter_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[12][2]' (LDP) to 'Decode0/register0/Regsiter_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[11][2]' (LDC) to 'Decode0/register0/Regsiter_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[10][2]' (LDC) to 'Decode0/register0/Regsiter_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[9][2]' (LDC) to 'Decode0/register0/Regsiter_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[8][2]' (LDC) to 'Decode0/register0/Regsiter_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[7][2]' (LDP) to 'Decode0/register0/Regsiter_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[6][2]' (LDP) to 'Decode0/register0/Regsiter_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[5][2]' (LDP) to 'Decode0/register0/Regsiter_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[3][2]' (LDC) to 'Decode0/register0/Regsiter_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[2][2]' (LDC) to 'Decode0/register0/Regsiter_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[1][2]' (LDC) to 'Decode0/register0/Regsiter_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode0/register0/Regsiter_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[31][3]' (LD) to 'Decode0/register0/Regsiter_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[30][3]' (LD) to 'Decode0/register0/Regsiter_reg[29][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[29][3]' (LD) to 'Decode0/register0/Regsiter_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[28][3]' (LD) to 'Decode0/register0/Regsiter_reg[27][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[27][3]' (LD) to 'Decode0/register0/Regsiter_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[26][3]' (LD) to 'Decode0/register0/Regsiter_reg[25][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[25][3]' (LD) to 'Decode0/register0/Regsiter_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[24][3]' (LD) to 'Decode0/register0/Regsiter_reg[23][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[23][3]' (LD) to 'Decode0/register0/Regsiter_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[22][3]' (LD) to 'Decode0/register0/Regsiter_reg[21][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[21][3]' (LD) to 'Decode0/register0/Regsiter_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[20][3]' (LD) to 'Decode0/register0/Regsiter_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[19][3]' (LD) to 'Decode0/register0/Regsiter_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[18][3]' (LD) to 'Decode0/register0/Regsiter_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[17][3]' (LD) to 'EX0/ALU0/add_op1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[16][3]' (LDC) to 'Decode0/register0/Regsiter_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[15][3]' (LDP) to 'Decode0/register0/Regsiter_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[14][3]' (LDP) to 'Decode0/register0/Regsiter_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[13][3]' (LDP) to 'Decode0/register0/Regsiter_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[12][3]' (LDP) to 'Decode0/register0/Regsiter_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[11][3]' (LDP) to 'Decode0/register0/Regsiter_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[10][3]' (LDP) to 'Decode0/register0/Regsiter_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[9][3]' (LDP) to 'Decode0/register0/Regsiter_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[7][3]' (LDC) to 'Decode0/register0/Regsiter_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[6][3]' (LDC) to 'Decode0/register0/Regsiter_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[5][3]' (LDC) to 'Decode0/register0/Regsiter_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[4][3]' (LDC) to 'Decode0/register0/Regsiter_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[3][3]' (LDC) to 'Decode0/register0/Regsiter_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[2][3]' (LDC) to 'Decode0/register0/Regsiter_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[1][3]' (LDC) to 'Decode0/register0/Regsiter_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode0/register0/Regsiter_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[31][4]' (LD) to 'Decode0/register0/Regsiter_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[30][4]' (LD) to 'Decode0/register0/Regsiter_reg[29][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[29][4]' (LD) to 'Decode0/register0/Regsiter_reg[28][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[28][4]' (LD) to 'Decode0/register0/Regsiter_reg[27][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[27][4]' (LD) to 'Decode0/register0/Regsiter_reg[26][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[26][4]' (LD) to 'Decode0/register0/Regsiter_reg[25][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[25][4]' (LD) to 'Decode0/register0/Regsiter_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[24][4]' (LD) to 'Decode0/register0/Regsiter_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[23][4]' (LD) to 'Decode0/register0/Regsiter_reg[22][4]'
INFO: [Synth 8-3886] merging instance 'Decode0/register0/Regsiter_reg[22][4]' (LD) to 'Decode0/register0/Regsiter_reg[21][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode0/register0/Regsiter_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode0/register0/Regsiter_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX0/ALU0/add_op1_reg[31] )
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][31]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][30]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][29]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][28]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][27]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][26]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][25]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][24]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][23]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][22]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][21]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][20]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][19]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][18]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][17]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][16]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][15]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][14]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][13]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][12]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][11]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][10]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][9]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][8]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][7]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][6]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[16][5]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][31]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][30]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][29]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][28]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][27]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][26]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][25]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][24]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][23]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][22]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][21]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][20]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][19]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][18]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][17]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][16]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][15]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][14]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][13]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][12]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][11]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][10]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][9]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][8]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][7]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][6]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[15][5]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][31]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][30]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][29]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][28]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][27]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][26]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][25]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][24]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][23]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][22]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][21]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][20]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][19]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][18]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][17]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][16]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][15]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][14]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][13]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][12]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][11]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][10]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][9]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][8]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][7]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][6]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[14][5]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][31]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][30]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][29]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][28]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][27]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][26]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][25]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][24]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][23]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][22]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][21]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][20]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][19]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][18]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][17]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][16]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][15]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][14]) is unused and will be removed from module model_test.
WARNING: [Synth 8-3332] Sequential element (Decode0/register0/Regsiter_reg[13][13]) is unused and will be removed from module model_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \EX0/ALU0/add_op2_reg[1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 937.301 ; gain = 462.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 938.234 ; gain = 463.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 938.234 ; gain = 463.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    35|
|2     |LUT2  |    21|
|3     |LUT3  |     2|
|4     |LUT4  |     1|
|5     |LUT5  |     1|
|6     |LUT6  |    33|
|7     |LDC   |     1|
|8     |IBUF  |    15|
|9     |OBUFT |    38|
+------+------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   147|
|2     |  Decode0    |Instr_Decode |     6|
|3     |    Decoder0 |Decoder      |     6|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 884 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 939.234 ; gain = 464.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 951.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 353 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1049.250 ; gain = 598.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/q1109/OneDrive/RISC_V/RISC_V.runs/synth_1/model_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file model_test_utilization_synth.rpt -pb model_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 15:53:33 2020...
