* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 13 2025 09:46:49

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : generator_inst1.REGSTATZ0Z_87
T_1_12_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

End 

Net : generator_inst1.REGSTATZ0Z_74
T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_75
T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g1_4
T_3_13_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_76
T_3_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g2_0
T_3_13_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_77
T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g2_1
T_3_13_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_78
T_3_13_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_79
T_2_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g0_3
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_8
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_80
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_81
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_82
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_83
T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_84
T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_85
T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGDYNZ0Z_0
T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_0
T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGDYNZ0Z_10
T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGDYNZ0Z_11
T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g1_0
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGDYNZ0Z_12
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGDYNZ0Z_13
T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGDYNZ0Z_14
T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_86
T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGDYNZ0Z_2
T_1_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGDYNZ0Z_3
T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGDYNZ0Z_4
T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGDYNZ0Z_5
T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGDYNZ0Z_6
T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGDYNZ0Z_7
T_1_9_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGDYNZ0Z_8
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGDYNZ0Z_9
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_9
T_1_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_1
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_10
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_11
T_1_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_12
T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_13
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_14
T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_15
T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_16
T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_17
T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_18
T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_19
T_1_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_2
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g2_0
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_20
T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_21
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_22
T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_23
T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_24
T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_25
T_2_14_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_26
T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_27
T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_28
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_29
T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_3
T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_30
T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g2_0
T_2_15_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_31
T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_32
T_1_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g1_0
T_1_15_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_33
T_1_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_34
T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_35
T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_36
T_1_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g1_4
T_1_15_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_37
T_1_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g2_2
T_1_15_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_38
T_1_15_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g1_7
T_1_15_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_39
T_1_15_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g1_5
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_4
T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g2_7
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_40
T_1_16_wire_logic_cluster/lc_1/out
T_1_16_lc_trk_g2_1
T_1_16_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_41
T_1_16_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g1_0
T_1_16_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_42
T_1_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g0_4
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_43
T_1_16_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g2_5
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_44
T_1_16_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_45
T_1_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_46
T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_47
T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g2_1
T_2_16_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_48
T_2_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g2_6
T_2_16_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_49
T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_5
T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_50
T_2_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_51
T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_52
T_2_16_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_53
T_2_16_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g1_2
T_3_16_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_54
T_3_16_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g2_6
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_55
T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_56
T_3_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_57
T_3_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g1_0
T_3_16_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_58
T_3_16_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_59
T_3_16_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g1_3
T_3_15_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_6
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_60
T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g2_1
T_3_15_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_61
T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g0_4
T_3_15_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_62
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g0_3
T_3_15_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_63
T_3_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_0/in_3

End 

Net : generator_inst1.REGSTATZ0Z_64
T_3_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g1_0
T_3_15_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_65
T_3_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_66
T_3_15_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g0_5
T_3_14_wire_logic_cluster/lc_4/in_3

End 

Net : generator_inst1.REGSTATZ0Z_67
T_3_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g0_4
T_3_14_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGSTATZ0Z_68
T_3_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_6/in_3

End 

Net : generator_inst1.REGSTATZ0Z_69
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g2_6
T_3_14_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_7
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_5/in_3

End 

Net : generator_inst1.REGSTATZ0Z_70
T_3_14_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g2_5
T_3_14_wire_logic_cluster/lc_2/in_3

End 

Net : generator_inst1.REGSTATZ0Z_71
T_3_14_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGSTATZ0Z_72
T_3_14_wire_logic_cluster/lc_7/out
T_3_14_lc_trk_g1_7
T_3_14_wire_logic_cluster/lc_3/in_3

End 

Net : generator_inst1.REGSTATZ0Z_73
T_3_14_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_7/in_3

End 

Net : generator_inst1.REGDYNZ0Z_15
T_1_10_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g0_5
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : generated_signal
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g2_0
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : generator_inst1.REGDYNZ0Z_1
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : RST_N_c
T_0_23_wire_io_cluster/io_0/D_IN_0
T_0_23_span4_horz_40
T_1_19_sp4_v_t_40
T_1_15_sp4_v_t_45
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_5/in_3

End 

Net : RST_N_c_i
T_1_18_wire_logic_cluster/lc_5/out
T_0_18_span4_horz_31
T_0_14_span4_vert_t_13
T_0_16_lc_trk_g0_1
T_0_16_wire_gbuf/in

End 

Net : RST_N_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

End 

Net : SELDYN_c
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_7/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_1/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_0/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_2/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_6/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_4/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_5/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_3/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_1/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_0/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_2/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_3/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_4/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_5/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_7/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_6/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_2/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_0/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_32
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_44
T_2_11_sp4_v_t_37
T_2_15_sp4_v_t_38
T_1_17_lc_trk_g1_3
T_1_17_wire_logic_cluster/lc_3/in_3

End 

Net : SELDYN_c_i
T_1_17_wire_logic_cluster/lc_3/out
T_0_17_lc_trk_g0_3
T_0_17_wire_gbuf/in

End 

Net : SELDYN_c_i_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_15_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_13_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

End 

Net : SELSTAT_c
T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_6/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_2/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_6/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_2/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_6/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_2/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_6/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_2/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_8_sp4_v_t_43
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_0/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_2_12_sp4_h_l_8
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_8_sp4_v_t_43
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_0/in_0

End 

Net : generator_inst1.REGDYN8_iZ0
T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_1_11_wire_logic_cluster/lc_2/out
T_1_1_sp12_v_t_23
T_1_7_sp4_v_t_39
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

End 

Net : CLK_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

End 

Net : signal_out_c
T_1_11_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_38
T_2_3_sp4_v_t_38
T_0_3_span4_horz_27
T_0_3_lc_trk_g0_3
T_0_3_wire_io_cluster/io_1/D_OUT_0

End 

