
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20  117449.4      1.21     303.0   17943.1                          
    0:00:20  117449.4      1.21     303.0   17943.1                          
    0:00:20  117494.1      1.21     303.0   17943.1                          
    0:00:20  117538.7      1.21     303.0   17943.1                          
    0:00:21  117583.4      1.21     303.0   17943.1                          
    0:00:21  117620.9      1.21     303.0   17900.5                          
    0:00:21  118073.1      1.21     302.9    7865.7                          
    0:00:31  120160.7      0.84     217.0       0.0                          
    0:00:32  120135.2      0.84     217.0       0.0                          
    0:00:32  120135.2      0.84     217.0       0.0                          
    0:00:32  120135.7      0.84     217.0       0.0                          
    0:00:32  120135.7      0.84     217.0       0.0                          
    0:00:40  107260.5      0.88     207.2       0.0                          
    0:00:41  107249.9      0.85     201.7       0.0                          
    0:00:43  107250.7      0.83     200.7       0.0                          
    0:00:44  107258.4      0.83     200.3       0.0                          
    0:00:44  107257.1      0.83     200.2       0.0                          
    0:00:45  107260.8      0.83     199.8       0.0                          
    0:00:45  107260.5      0.83     199.6       0.0                          
    0:00:46  107262.4      0.83     199.3       0.0                          
    0:00:46  107263.7      0.83     199.0       0.0                          
    0:00:47  107268.0      0.83     198.4       0.0                          
    0:00:47  107270.9      0.83     198.1       0.0                          
    0:00:48  107134.4      0.83     198.1       0.0                          
    0:00:48  107134.4      0.83     198.1       0.0                          
    0:00:48  107134.4      0.83     198.1       0.0                          
    0:00:48  107134.4      0.83     198.1       0.0                          
    0:00:48  107134.4      0.83     198.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48  107134.4      0.83     198.1       0.0                          
    0:00:48  107153.0      0.81     196.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:48  107175.4      0.80     195.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:48  107187.6      0.80     195.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:48  107212.6      0.80     194.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:48  107262.4      0.80     190.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48  107307.9      0.80     185.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107354.1      0.80     181.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107392.2      0.79     179.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107411.6      0.79     178.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:49  107432.3      0.79     178.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107448.8      0.78     177.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107450.2      0.78     177.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:49  107479.7      0.77     176.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107493.3      0.77     175.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107511.6      0.77     175.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107525.4      0.76     174.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107561.6      0.76     171.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107597.3      0.76     168.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50  107634.2      0.76     166.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107652.1      0.75     165.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107663.8      0.75     165.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107678.4      0.75     164.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107700.5      0.74     164.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107717.8      0.74     163.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107725.7      0.73     163.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107751.3      0.73     162.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107771.0      0.72     161.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107785.6      0.72     161.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107796.2      0.71     161.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107818.8      0.71     160.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107844.4      0.71     158.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51  107869.9      0.71     157.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51  107878.4      0.71     157.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107894.4      0.70     156.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107908.5      0.70     156.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107920.2      0.70     156.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107929.0      0.69     155.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107938.5      0.69     155.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107957.2      0.69     155.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107960.6      0.69     154.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107964.3      0.69     154.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107983.0      0.69     154.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107986.2      0.68     153.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107988.8      0.68     153.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107993.1      0.68     153.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:51  108000.8      0.68     153.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108016.2      0.68     152.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52  108033.0      0.68     152.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108059.0      0.68     151.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108069.4      0.67     151.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108114.4      0.67     150.1      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52  108151.6      0.67     148.7      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108162.0      0.67     148.5      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108170.0      0.67     148.2      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108178.2      0.67     147.9      96.9 path/path/path/genblk1.add_in_reg[30]/D
    0:00:52  108195.0      0.67     147.4      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108239.4      0.67     144.5      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  108257.5      0.66     144.0      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108267.6      0.65     143.7      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108281.2      0.65     143.4      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108288.9      0.65     143.0      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108312.3      0.65     142.7     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108334.4      0.64     141.5     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108369.7      0.64     139.4     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  108383.6      0.64     138.8     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108389.1      0.64     138.7     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108394.5      0.63     138.5     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108400.3      0.63     138.2     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108405.6      0.63     138.0     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108409.6      0.63     138.0     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108414.7      0.63     137.9     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108423.7      0.63     137.6     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108430.6      0.63     137.5     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108441.8      0.63     137.1     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108454.6      0.63     136.9     145.3 path/path/path/genblk1.add_in_reg[30]/D
    0:00:54  108483.3      0.63     136.2     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108495.0      0.62     135.9     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108497.4      0.62     135.8     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108525.1      0.62     134.9     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108559.4      0.62     134.4     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108583.1      0.62     133.6     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108611.0      0.62     132.2     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108616.6      0.62     132.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108633.6      0.62     131.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108655.9      0.62     130.4     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108667.1      0.61     129.9     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108672.2      0.61     129.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108688.9      0.61     129.0     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108706.8      0.60     128.6     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108706.5      0.60     128.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108723.8      0.60     127.8     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108733.9      0.60     127.6     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108751.4      0.60     126.9     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108763.7      0.60     126.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108790.5      0.60     125.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108796.7      0.60     125.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108823.0      0.59     124.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108839.0      0.59     124.4     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108859.7      0.59     123.6     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108889.8      0.59     122.1     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108890.6      0.59     121.9     218.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:56  108912.6      0.59     120.7     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108930.7      0.59     120.2     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108941.4      0.59     120.1     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108944.3      0.58     120.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108952.0      0.58     119.3     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108956.8      0.58     118.9     242.2 path/path/path/genblk1.add_in_reg[30]/D
    0:00:57  108972.0      0.58     118.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108974.6      0.58     118.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108987.9      0.58     117.5     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108992.7      0.57     117.3     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:57  109005.7      0.57     116.8     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  109033.4      0.57     116.4     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109045.6      0.57     116.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109049.6      0.57     116.0     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109062.1      0.57     115.2     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  109074.6      0.57     114.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109085.0      0.57     114.5     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109090.1      0.57     114.4     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109090.1      0.57     114.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:57  109101.0      0.56     113.7     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109115.9      0.56     113.5     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109126.2      0.56     112.8     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109127.0      0.56     112.8     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109133.4      0.56     112.7     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109142.7      0.56     112.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109148.6      0.56     112.2     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109167.7      0.55     111.6     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109178.9      0.55     111.5     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109193.3      0.55     111.2     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109193.3      0.55     111.2     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109195.1      0.55     111.2     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109201.2      0.55     111.0     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109218.3      0.55     110.4     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:59  109235.8      0.55     109.8     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109247.5      0.55     109.3     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109265.4      0.55     108.6     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109278.9      0.55     108.0     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109285.8      0.55     107.8     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109304.2      0.54     107.2     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109308.4      0.54     107.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109320.9      0.54     106.5     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109330.3      0.54     106.3     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59  109344.1      0.54     105.6     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:59  109349.4      0.54     105.4     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109360.8      0.54     105.1     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109372.0      0.54     104.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109387.4      0.54     104.3     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109411.1      0.53     103.0     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109410.9      0.53     103.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109412.2      0.53     102.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109425.5      0.53     102.4     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109441.4      0.53     101.5     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109452.3      0.53     101.0     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109454.7      0.53     101.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109455.0      0.53     100.8     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109455.8      0.53     100.7     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109456.3      0.53     100.6     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109456.6      0.52     100.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109458.7      0.52     100.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109465.4      0.52     100.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109478.7      0.52      99.5     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109484.0      0.52      99.3     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109490.9      0.52      98.9     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109496.5      0.52      98.8     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109504.8      0.52      98.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109505.3      0.52      98.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109519.4      0.52      97.9     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:01  109525.5      0.51      97.7     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109538.3      0.51      97.1     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109538.0      0.51      97.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109548.9      0.51      96.8     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109567.0      0.51      95.7     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109568.6      0.51      95.7     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109572.3      0.51      95.6     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109573.1      0.51      95.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109583.0      0.51      95.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109592.5      0.51      95.1     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109605.0      0.51      95.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109605.0      0.51      94.9     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109617.0      0.51      94.8     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109626.3      0.51      94.7     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109634.3      0.51      94.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109648.4      0.51      94.3     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109667.3      0.50      93.8     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109668.6      0.50      93.6     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109674.7      0.50      93.4     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109681.1      0.50      93.4     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  109693.3      0.50      93.0     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109706.9      0.50      92.5     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109708.8      0.50      92.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109719.1      0.50      91.8     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109729.5      0.50      91.4     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109737.5      0.50      91.1     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109739.6      0.49      91.0     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109747.9      0.49      90.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109760.4      0.49      90.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109768.6      0.49      90.0     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109768.6      0.49      90.0     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109780.9      0.49      89.8     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109781.7      0.49      89.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109783.8      0.49      89.4     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109787.0      0.49      89.4     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03  109787.8      0.49      89.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109798.9      0.49      89.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109798.9      0.49      89.1     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109800.3      0.49      89.0     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109801.3      0.48      88.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109805.9      0.48      88.8     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109805.9      0.48      88.7     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109805.9      0.48      88.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109806.7      0.48      88.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109811.2      0.48      88.5     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109811.2      0.48      88.5     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109813.6      0.48      88.5     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109821.0      0.48      88.1     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109836.2      0.48      88.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109835.9      0.48      87.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109843.4      0.48      87.8     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04  109857.7      0.48      87.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109875.0      0.48      87.0     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109877.4      0.48      86.8     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109881.9      0.48      86.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109882.5      0.48      86.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109884.9      0.48      86.6     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109886.5      0.47      86.6     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109887.8      0.47      86.5     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109898.4      0.47      86.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109900.6      0.47      86.1     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109901.6      0.47      86.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109901.6      0.47      85.9     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109919.7      0.47      85.4     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109921.6      0.47      85.2     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109931.4      0.47      84.7     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109938.3      0.47      84.6     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109941.0      0.47      84.5     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109943.9      0.47      84.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109944.4      0.46      84.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109966.5      0.46      83.4     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109967.1      0.46      83.3     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109967.1      0.46      83.2     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  109975.0      0.46      82.8     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109985.9      0.46      82.6     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109987.0      0.46      82.6     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109986.2      0.46      82.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110000.3      0.46      82.2     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110017.1      0.46      81.5     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110017.1      0.46      81.5     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  110017.1      0.46      81.4     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110020.3      0.46      81.4     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110025.6      0.46      81.2     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110025.3      0.46      81.2     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110027.7      0.46      80.9     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110032.5      0.46      80.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110034.6      0.46      80.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110034.4      0.46      80.5     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110042.1      0.46      80.2     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110042.1      0.46      80.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110045.5      0.45      80.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110063.9      0.45      79.3     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110064.9      0.45      79.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110064.9      0.45      79.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110064.4      0.45      79.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110080.9      0.45      78.8     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110084.9      0.45      78.7     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110087.0      0.45      78.7     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110090.2      0.45      78.5     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:08  110096.3      0.45      78.4     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  110105.4      0.45      78.0     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110114.4      0.45      77.5     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110120.3      0.45      77.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110120.8      0.45      77.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110125.1      0.45      77.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110128.5      0.45      77.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110133.6      0.45      77.4     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110137.0      0.45      77.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110137.0      0.44      77.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110137.0      0.44      77.3     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110137.8      0.44      77.2     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110139.7      0.44      77.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110140.5      0.44      77.1     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110143.4      0.44      77.1     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110147.9      0.44      77.1     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110157.8      0.44      77.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110172.1      0.44      76.8     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110171.6      0.44      76.8     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110183.1      0.44      76.4     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110182.8      0.44      76.3     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110182.3      0.44      76.3     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110193.7      0.44      75.9     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110193.4      0.44      75.8     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110200.3      0.44      75.5     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  110204.1      0.44      75.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110203.5      0.44      75.4     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110208.3      0.43      75.4     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110207.5      0.43      75.3     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110218.4      0.43      75.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110218.4      0.43      75.1     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110229.3      0.43      74.8     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110236.0      0.43      74.6     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110236.5      0.43      74.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110236.5      0.43      74.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110236.5      0.43      74.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110237.6      0.43      74.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110237.3      0.43      74.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110255.1      0.43      73.9     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110266.8      0.43      73.8     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110266.8      0.43      73.7     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110266.8      0.43      73.7     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  110268.4      0.43      73.7     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110268.4      0.43      73.7     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110271.6      0.43      73.5     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110275.4      0.43      73.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110280.9      0.43      73.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110282.8      0.43      73.2     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110296.6      0.43      72.7     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110296.6      0.43      72.7     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110296.6      0.43      72.7     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110297.4      0.43      72.6     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110297.4      0.43      72.6     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110298.5      0.43      72.5     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12  110307.0      0.43      72.2     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110310.2      0.43      72.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110310.2      0.43      72.1     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110312.1      0.43      72.1     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110313.1      0.43      72.1     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110320.8      0.43      72.0     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110325.1      0.42      71.8     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12  110324.3      0.42      71.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110326.4      0.42      71.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110331.7      0.42      71.7     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110332.8      0.42      71.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110335.2      0.42      71.5     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110337.9      0.42      71.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110340.3      0.42      71.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110348.8      0.42      71.3     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110349.3      0.42      71.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110349.8      0.42      71.2     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:13  110351.4      0.42      71.2     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110363.7      0.42      70.8     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110363.7      0.41      70.8     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110369.5      0.41      70.7     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110381.0      0.41      70.5     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110393.2      0.41      70.1     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110393.2      0.41      70.0     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110393.2      0.41      70.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110396.4      0.41      70.0     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110396.4      0.41      70.0     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110397.7      0.41      69.9     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110398.8      0.41      69.9     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110398.8      0.41      69.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110398.8      0.41      69.8     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110409.2      0.41      69.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110419.3      0.41      69.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110427.0      0.41      69.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110436.5      0.41      69.1     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110449.1      0.41      68.8     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110461.3      0.41      68.5     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110472.2      0.40      68.1     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110484.2      0.40      67.9     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110496.7      0.40      67.5     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110502.5      0.40      67.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110514.0      0.40      67.1     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110526.5      0.40      66.9     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110535.8      0.40      66.7     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110546.7      0.39      66.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110553.6      0.39      66.2     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110562.4      0.39      66.0     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110569.5      0.39      65.9     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110578.9      0.39      65.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110585.5      0.39      65.6     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110587.4      0.39      65.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110596.7      0.39      65.0     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110604.1      0.39      64.7     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110613.4      0.39      64.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110629.7      0.39      64.2     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110637.1      0.38      64.0     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110646.7      0.38      63.7     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110657.3      0.38      63.4     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110666.9      0.38      63.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110671.4      0.38      63.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110691.9      0.38      62.6     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110702.3      0.38      62.4     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110712.9      0.38      62.2     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110720.9      0.37      61.9     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110726.8      0.37      61.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110739.0      0.37      61.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110747.8      0.37      61.2     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110754.4      0.37      61.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110761.1      0.37      60.9     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110770.4      0.37      60.6     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110776.2      0.37      60.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110782.3      0.37      60.4     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110786.1      0.37      60.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110789.8      0.37      60.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110798.6      0.37      60.1     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110809.5      0.37      59.8     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110815.1      0.36      59.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110821.2      0.36      59.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110830.2      0.36      59.4     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110835.5      0.36      59.3     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110841.4      0.36      59.2     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110849.4      0.36      58.9     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110858.7      0.36      58.8     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110868.5      0.36      58.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110887.4      0.36      58.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110896.5      0.36      58.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110903.9      0.36      57.9     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110906.8      0.36      57.8     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110914.8      0.35      57.6     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110918.0      0.35      57.5     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110922.3      0.35      57.4     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110929.2      0.35      57.2     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110936.9      0.35      57.2     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110944.6      0.35      56.9     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110949.7      0.35      56.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110956.8      0.35      56.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110965.1      0.35      56.5     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110970.7      0.35      56.4     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110975.7      0.35      56.3     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110980.0      0.35      56.2     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110981.8      0.35      56.1     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110989.3      0.35      55.8     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110994.6      0.35      55.7     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110998.3      0.35      55.6     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111004.7      0.35      55.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111006.1      0.34      55.4     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111011.6      0.34      55.3     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  111018.0      0.34      55.2     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111023.6      0.34      55.1     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111029.5      0.34      54.8     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  111034.5      0.34      54.6     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111038.2      0.34      54.5     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111043.0      0.34      54.4     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111046.8      0.34      54.3     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111053.7      0.34      54.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111060.3      0.34      54.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111065.9      0.34      53.8     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111069.9      0.34      53.7     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20  111071.0      0.34      53.7     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111080.0      0.34      53.5     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  111088.0      0.34      53.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  111088.0      0.34      53.2     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111091.2      0.33      53.1     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  111093.6      0.33      53.1     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111097.0      0.33      53.1     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111105.0      0.33      53.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111108.7      0.33      53.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  111118.3      0.33      52.7     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111121.2      0.33      52.6     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111124.2      0.33      52.5     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111131.6      0.33      52.2     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111136.4      0.33      52.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111140.4      0.33      52.0     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111142.8      0.33      52.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111153.7      0.33      51.9     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111156.3      0.33      51.8     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111166.7      0.33      51.6     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111172.3      0.32      51.3     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  111176.0      0.32      51.2     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  111178.4      0.32      51.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111180.8      0.32      51.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111183.2      0.32      51.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111187.2      0.32      50.9     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111190.9      0.32      50.8     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  111194.9      0.32      50.8     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111198.6      0.32      50.8     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111201.8      0.32      50.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111206.6      0.32      50.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111211.9      0.32      50.6     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  111214.6      0.32      50.6     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  111216.5      0.32      50.5     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:23  111216.7      0.32      50.4     363.3                          
    0:01:24  111188.0      0.32      50.4     363.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24  111188.0      0.32      50.4     363.3                          
    0:01:24  111131.3      0.32      50.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111134.0      0.32      50.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111134.0      0.32      50.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111134.8      0.32      50.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111134.8      0.32      50.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111140.4      0.32      50.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111149.2      0.32      50.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111150.5      0.32      49.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111151.8      0.32      49.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111151.8      0.32      49.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111153.4      0.32      49.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111153.4      0.32      49.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111154.2      0.32      49.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:25  111156.6      0.32      49.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111158.5      0.32      49.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111159.3      0.32      49.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111160.1      0.32      49.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111159.8      0.32      49.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111162.2      0.32      49.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111163.8      0.32      49.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111163.8      0.32      49.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111163.5      0.32      49.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111164.9      0.32      49.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111166.2      0.32      49.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111166.7      0.32      49.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111168.8      0.32      49.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111168.6      0.32      49.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111169.9      0.32      49.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111169.1      0.32      49.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111169.1      0.32      49.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  111169.6      0.32      49.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  111171.8      0.31      49.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  111171.8      0.31      49.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111172.8      0.31      49.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111172.8      0.31      49.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111172.0      0.31      49.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111172.0      0.31      49.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111173.9      0.31      49.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27  111176.3      0.31      49.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  111175.5      0.31      49.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:27  111188.3      0.31      48.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  111199.7      0.31      48.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  111199.7      0.31      47.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28  111199.7      0.31      47.9       0.0                          
    0:01:28  111199.7      0.31      47.9       0.0                          
    0:01:29  110790.3      0.31      47.9       0.0                          
    0:01:30  110751.8      0.32      48.1       0.0                          
    0:01:31  110730.2      0.32      48.1       0.0                          
    0:01:31  110711.1      0.32      48.1       0.0                          
    0:01:31  110692.4      0.32      48.1       0.0                          
    0:01:32  110673.8      0.32      48.1       0.0                          
    0:01:32  110656.3      0.32      48.1       0.0                          
    0:01:32  110638.7      0.32      48.1       0.0                          
    0:01:32  110629.7      0.32      48.1       0.0                          
    0:01:33  110613.2      0.32      48.1       0.0                          
    0:01:33  110604.7      0.32      48.1       0.0                          
    0:01:33  110596.1      0.32      48.1       0.0                          
    0:01:33  110587.6      0.32      48.1       0.0                          
    0:01:33  110579.1      0.32      48.1       0.0                          
    0:01:33  110570.6      0.32      48.1       0.0                          
    0:01:33  110562.1      0.32      48.1       0.0                          
    0:01:33  110562.1      0.32      48.1       0.0                          
    0:01:34  110562.1      0.32      48.1       0.0                          
    0:01:34  110506.8      0.32      48.5       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110505.2      0.32      48.6       0.0                          
    0:01:34  110507.0      0.32      48.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110509.4      0.32      48.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110511.8      0.32      48.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:35  110513.2      0.31      48.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110514.0      0.31      48.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110514.5      0.31      48.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110515.6      0.31      48.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110514.8      0.31      48.3       0.0                          
    0:01:36  110456.5      0.31      48.3       0.0                          
    0:01:37  110412.6      0.31      48.3       0.0                          
    0:01:37  110390.5      0.31      48.2       0.0                          
    0:01:37  110377.2      0.31      48.2       0.0                          
    0:01:38  110362.9      0.31      48.1       0.0                          
    0:01:38  110349.6      0.31      48.1       0.0                          
    0:01:38  110333.9      0.31      48.0       0.0                          
    0:01:38  110319.0      0.31      48.0       0.0                          
    0:01:38  110294.5      0.31      48.0       0.0                          
    0:01:39  110179.6      0.31      48.0       0.0                          
    0:01:39  110102.2      0.31      48.0       0.0                          
    0:01:40  110069.5      0.31      48.0       0.0                          
    0:01:40  110014.4      0.31      48.0       0.0                          
    0:01:41  109956.4      0.31      48.0       0.0                          
    0:01:41  109921.6      0.31      48.0       0.0                          
    0:01:41  109921.0      0.31      48.0       0.0                          
    0:01:42  109918.6      0.31      47.9       0.0                          
    0:01:42  109917.8      0.31      47.9       0.0                          
    0:01:42  109916.8      0.31      47.9       0.0                          
    0:01:42  109914.1      0.31      47.9       0.0                          
    0:01:44  109914.1      0.31      47.9       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109904.5      0.32      48.2       0.0                          
    0:01:44  109905.6      0.32      48.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109906.1      0.32      48.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109908.3      0.32      48.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109908.8      0.32      47.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  109911.2      0.32      47.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109913.3      0.31      47.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109913.9      0.31      47.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109915.7      0.31      47.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109915.5      0.31      47.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109915.5      0.31      47.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109917.8      0.31      47.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109918.4      0.31      47.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109918.4      0.31      47.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109922.1      0.31      47.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109923.7      0.31      47.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109924.0      0.31      47.6       0.0                          
    0:01:45  109925.3      0.31      47.5       0.0                          
    0:01:46  109929.0      0.31      47.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:46  109932.5      0.31      47.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:46  109934.9      0.31      47.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109939.9      0.31      47.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109948.2      0.31      47.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109952.7      0.31      47.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109964.1      0.31      47.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109970.8      0.31      46.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  109972.4      0.31      46.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109982.8      0.31      46.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109985.9      0.31      46.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109990.7      0.31      46.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109996.6      0.31      46.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110000.6      0.31      46.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110004.0      0.31      46.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110004.8      0.31      46.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110011.7      0.30      46.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110018.4      0.30      46.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110023.7      0.30      46.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110024.8      0.30      46.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110028.8      0.30      45.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110034.4      0.30      45.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110038.6      0.30      45.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110041.0      0.30      45.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110045.0      0.30      45.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110048.7      0.30      45.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110055.6      0.30      45.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110059.9      0.30      45.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110064.4      0.30      45.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  110069.7      0.30      45.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  110072.4      0.30      45.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110075.3      0.30      45.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110076.9      0.30      45.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110081.4      0.30      45.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110085.4      0.30      45.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110090.7      0.30      45.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110097.1      0.30      45.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110100.9      0.30      45.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110104.0      0.30      45.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110107.0      0.30      45.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110108.0      0.30      44.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110115.0      0.30      44.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110122.9      0.30      44.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110127.7      0.29      44.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  110135.7      0.29      44.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110141.8      0.29      44.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110148.5      0.29      44.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110155.7      0.29      44.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110156.5      0.29      44.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110159.1      0.29      44.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110161.2      0.29      44.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  110161.8      0.29      44.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110167.9      0.29      44.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110170.3      0.29      44.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  110173.2      0.29      43.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110173.5      0.29      43.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110175.6      0.29      43.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110178.5      0.29      43.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:13:40 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              53142.012217
Buf/Inv area:                     2723.573982
Noncombinational area:           57036.516039
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                110178.528257
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:13:45 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  26.8468 mW   (88%)
  Net Switching Power  =   3.6606 mW   (12%)
                         ---------
Total Dynamic Power    =  30.5075 mW  (100%)

Cell Leakage Power     =   2.2646 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4984e+04          584.5391        9.5671e+05        2.6526e+04  (  80.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.8624e+03        3.0761e+03        1.3079e+06        6.2464e+03  (  19.06%)
--------------------------------------------------------------------------------------------------
Total          2.6847e+04 uW     3.6606e+03 uW     2.2646e+06 nW     3.2772e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:13:45 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[3] (memory_b16_SIZE16_LOGSIZE4_18)
                                                          0.00       0.22 f
  path/genblk1[7].path/Mat_a_Mem/data_out[3] (seqMemory_b16_SIZE16_18)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/in0[3] (mac_b16_g1_9)         0.00       0.22 f
  path/genblk1[7].path/path/mult_21/a[3] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/mult_21/U866/ZN (INV_X1)      0.04       0.26 r
  path/genblk1[7].path/path/mult_21/U796/ZN (XNOR2_X1)
                                                          0.06       0.31 r
  path/genblk1[7].path/path/mult_21/U739/ZN (NAND2_X1)
                                                          0.04       0.35 f
  path/genblk1[7].path/path/mult_21/U919/ZN (OAI22_X1)
                                                          0.05       0.40 r
  path/genblk1[7].path/path/mult_21/U187/S (HA_X1)        0.05       0.46 f
  path/genblk1[7].path/path/mult_21/U746/ZN (NAND2_X1)
                                                          0.04       0.50 r
  path/genblk1[7].path/path/mult_21/U740/ZN (NAND3_X1)
                                                          0.04       0.54 f
  path/genblk1[7].path/path/mult_21/U758/ZN (NAND2_X1)
                                                          0.03       0.57 r
  path/genblk1[7].path/path/mult_21/U682/ZN (NAND3_X1)
                                                          0.04       0.61 f
  path/genblk1[7].path/path/mult_21/U765/ZN (NAND2_X1)
                                                          0.04       0.64 r
  path/genblk1[7].path/path/mult_21/U640/ZN (NAND3_X1)
                                                          0.04       0.68 f
  path/genblk1[7].path/path/mult_21/U832/ZN (NAND2_X1)
                                                          0.04       0.72 r
  path/genblk1[7].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.04       0.75 f
  path/genblk1[7].path/path/mult_21/U850/ZN (NAND2_X1)
                                                          0.04       0.79 r
  path/genblk1[7].path/path/mult_21/U853/ZN (NAND3_X1)
                                                          0.04       0.83 f
  path/genblk1[7].path/path/mult_21/U791/ZN (NAND2_X1)
                                                          0.04       0.86 r
  path/genblk1[7].path/path/mult_21/U660/ZN (NAND3_X1)
                                                          0.04       0.90 f
  path/genblk1[7].path/path/mult_21/U697/ZN (NAND2_X1)
                                                          0.04       0.94 r
  path/genblk1[7].path/path/mult_21/U700/ZN (NAND3_X1)
                                                          0.04       0.97 f
  path/genblk1[7].path/path/mult_21/U857/ZN (NAND2_X1)
                                                          0.03       1.00 r
  path/genblk1[7].path/path/mult_21/U860/ZN (NAND3_X1)
                                                          0.04       1.04 f
  path/genblk1[7].path/path/mult_21/U863/ZN (NAND2_X1)
                                                          0.04       1.08 r
  path/genblk1[7].path/path/mult_21/U710/ZN (NAND3_X1)
                                                          0.04       1.12 f
  path/genblk1[7].path/path/mult_21/U718/ZN (NAND2_X1)
                                                          0.04       1.15 r
  path/genblk1[7].path/path/mult_21/U659/ZN (NAND3_X1)
                                                          0.04       1.19 f
  path/genblk1[7].path/path/mult_21/U671/ZN (NAND2_X1)
                                                          0.04       1.22 r
  path/genblk1[7].path/path/mult_21/U627/ZN (NAND3_X1)
                                                          0.04       1.27 f
  path/genblk1[7].path/path/mult_21/U576/ZN (NAND2_X1)
                                                          0.04       1.30 r
  path/genblk1[7].path/path/mult_21/U603/ZN (NAND3_X1)
                                                          0.03       1.34 f
  path/genblk1[7].path/path/mult_21/U678/ZN (NAND2_X1)
                                                          0.03       1.37 r
  path/genblk1[7].path/path/mult_21/U680/ZN (NAND3_X1)
                                                          0.03       1.40 f
  path/genblk1[7].path/path/mult_21/U66/CO (FA_X1)        0.10       1.49 f
  path/genblk1[7].path/path/mult_21/U691/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[7].path/path/mult_21/U658/ZN (NAND3_X1)
                                                          0.04       1.57 f
  path/genblk1[7].path/path/mult_21/U725/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[7].path/path/mult_21/U709/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[7].path/path/mult_21/U772/ZN (NAND2_X1)
                                                          0.04       1.69 r
  path/genblk1[7].path/path/mult_21/U775/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[7].path/path/mult_21/U779/ZN (NAND2_X1)
                                                          0.03       1.75 r
  path/genblk1[7].path/path/mult_21/U737/ZN (NAND3_X1)
                                                          0.05       1.80 f
  path/genblk1[7].path/path/mult_21/U567/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[7].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.03       1.87 f
  path/genblk1[7].path/path/mult_21/U644/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[7].path/path/mult_21/U646/ZN (NAND3_X1)
                                                          0.03       1.93 f
  path/genblk1[7].path/path/mult_21/U59/CO (FA_X1)        0.10       2.03 f
  path/genblk1[7].path/path/mult_21/U703/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[7].path/path/mult_21/U661/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[7].path/path/mult_21/U835/ZN (NAND2_X1)
                                                          0.04       2.14 r
  path/genblk1[7].path/path/mult_21/U611/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[7].path/path/mult_21/U569/ZN (NAND2_X1)
                                                          0.04       2.22 r
  path/genblk1[7].path/path/mult_21/U722/ZN (NAND3_X1)
                                                          0.04       2.26 f
  path/genblk1[7].path/path/mult_21/U565/ZN (NAND2_X1)
                                                          0.03       2.29 r
  path/genblk1[7].path/path/mult_21/U707/ZN (NAND3_X1)
                                                          0.03       2.33 f
  path/genblk1[7].path/path/mult_21/U731/ZN (NAND2_X1)
                                                          0.04       2.36 r
  path/genblk1[7].path/path/mult_21/U711/ZN (NAND3_X1)
                                                          0.04       2.40 f
  path/genblk1[7].path/path/mult_21/U871/ZN (NAND2_X1)
                                                          0.04       2.44 r
  path/genblk1[7].path/path/mult_21/U873/ZN (NAND3_X1)
                                                          0.04       2.47 f
  path/genblk1[7].path/path/mult_21/U875/ZN (NAND2_X1)
                                                          0.03       2.50 r
  path/genblk1[7].path/path/mult_21/U806/ZN (AND3_X1)     0.05       2.55 r
  path/genblk1[7].path/path/mult_21/product[31] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       2.55 r
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
