Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Mar 30 10:14:24 2023
| Host         : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 78         |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__159, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__160, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__161, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__162, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__163, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__164, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__165, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__166, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__167, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__168, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__169, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__170, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[16]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 140 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR (the first 15 of 140 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 140 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[0]_i_2__63, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR (the first 15 of 140 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[22]_i_1__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[22]_i_1__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc0_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmanc7_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 72 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_s_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_inf_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[4]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[5]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[6]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[8]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/exe2h/ex3d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[31]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[22]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__103, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__73, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/q[3]_i_2__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc1_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc4_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q_reg[3]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc3_r/q_reg[2]/CLR (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur0[61]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur0[61]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[60]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[12]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur1[63]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[26]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[32]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur2[62]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur2[62]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[25]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[33]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[34]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[20]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[28]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[31]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[39]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur3_reg[3]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur4[63]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[36]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur4[63]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[13]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[22]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[29]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[30]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[35]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[36]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell design_2_i/emax6_0/inst/fsm/ur5[62]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[0]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[10]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[11]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[14]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[15]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[16]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[17]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[19]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[1]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[21]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[23]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[24]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[27]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[2]/CLR, design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur5_reg[31]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


