parameter DividerLength   = 7;
module i_freqdivider(
 input Positive, Negative,    // signals Positive, Negative are synchronous with MainClock
 input MainClock,                 // main clock
input [DividerLength-1 : 0] DividerCounter,
input FrequencyOut        // inputistered input
);

assert property(@(posedge MainClock) (Positive & Negative) |-> (FrequencyOut == 0));assert property(@(posedge MainClock) (Positive & ~Negative) |-> (FrequencyOut == 0));assert property(@(posedge MainClock) (~Positive & Negative) |-> (FrequencyOut == 1));assert property(@(posedge MainClock) (~Positive & ~Negative) |-> (FrequencyOut == 1));assert property(@(posedge MainClock) (FrequencyOut) |-> (Positive));assert property(@(posedge MainClock) (~FrequencyOut) |-> (Negative));
endmodule