git clone --depth 1 --no-tags https://github.com/shreyakotagal/pes_graycode_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722481692
git clone --depth 1 --no-tags https://github.com/anhnt060901/caravel_uniccas_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723030041
git clone --depth 1 --no-tags https://github.com/Akshay1000101/pes_sipo_akshay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722858359
git clone --depth 1 --no-tags https://github.com/KKiranR/riscv_control_unit_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719956266
git clone --depth 1 --no-tags https://github.com/Sameersinghere/lowpowercomparision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722558098
git clone --depth 1 --no-tags https://github.com/StefoKV/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722316052
git clone --depth 1 --no-tags https://github.com/Noha-sherif12/I2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723190229
git clone --depth 1 --no-tags https://github.com/Srini-web/piso_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722848242
git clone --depth 1 --no-tags https://github.com/Abhi9108865162/-freq_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723593240
git clone --depth 1 --no-tags https://github.com/Nado15/Tri-State-Buffer-Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720796143
git clone --depth 1 --no-tags https://github.com/dtantalidis2002/vdatp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723855780
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718595791
git clone --depth 1 --no-tags https://github.com/henryshy/fpga-exps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718059260
git clone --depth 1 --no-tags https://github.com/AndrewDoucet/S-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720899208
git clone --depth 1 --no-tags https://github.com/daveho/icevga2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723182648
git clone --depth 1 --no-tags https://github.com/jpowell24/learningVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722625658
git clone --depth 1 --no-tags https://github.com/samuelcwait/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716291783
git clone --depth 1 --no-tags https://github.com/zhhangBian/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722425211
git clone --depth 1 --no-tags https://github.com/Invisiphantom/Verilog-Table.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719901089
git clone --depth 1 --no-tags https://github.com/emaarnolfo/UART_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716809133
git clone --depth 1 --no-tags https://github.com/rogeermv/prueba_777.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717310114
git clone --depth 1 --no-tags https://github.com/koodok/DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716963927
git clone --depth 1 --no-tags https://github.com/mountains-high/tt05-Exp-IF-Model-in-Silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718123258
git clone --depth 1 --no-tags https://github.com/stephen-kao/course-lab_4_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716608840
git clone --depth 1 --no-tags https://github.com/MohamedhaysamECE/32-bit-Risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716628790
git clone --depth 1 --no-tags https://github.com/thejas-dev/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719762939
git clone --depth 1 --no-tags https://github.com/HITCai/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720023940
git clone --depth 1 --no-tags https://github.com/shrekliao/CSE320-MIPS-CPU-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720392427
git clone --depth 1 --no-tags https://github.com/guotaiyuan018/Lab5_Keyboard_and_Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721607027
git clone --depth 1 --no-tags https://github.com/Magaspa/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721446024
git clone --depth 1 --no-tags https://github.com/luv2985/ece552hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720235215
git clone --depth 1 --no-tags https://github.com/2427jim2427/lab4_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721083097
git clone --depth 1 --no-tags https://github.com/madhumadhu1318/pes_cla_adder_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722844720
git clone --depth 1 --no-tags https://github.com/AniruddhaN2203/pes_ripple_counter_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720062427
git clone --depth 1 --no-tags https://github.com/gathik-jindal/DD_assignment_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721992711
git clone --depth 1 --no-tags https://github.com/ewkuvsh/ENGL393.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723074642
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_async_dff_tape_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720338056
git clone --depth 1 --no-tags https://github.com/Asguirre/IELE-2210-RoadFighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723223213
git clone --depth 1 --no-tags https://github.com/Spybuoy/hdlbits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721945848
git clone --depth 1 --no-tags https://github.com/diy-ic/tt05-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718721909
git clone --depth 1 --no-tags https://github.com/visionvlsi/Proj_Bhoj_Multipliers_ASIC_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723258781
git clone --depth 1 --no-tags https://github.com/vachas23/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723576163
git clone --depth 1 --no-tags https://github.com/vachas23/Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723571201
git clone --depth 1 --no-tags https://github.com/zoldar/riscy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720874492
git clone --depth 1 --no-tags https://github.com/duchungle/present.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723555456
git clone --depth 1 --no-tags https://github.com/ranan-usp/dpll-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722883101
git clone --depth 1 --no-tags https://github.com/ericmaclean/ICE40HX1K-Simple-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722336272
git clone --depth 1 --no-tags https://github.com/matthewyjiang/fpga-blind-maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716374094
git clone --depth 1 --no-tags https://github.com/Miical/NJUDigitalLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718170462
git clone --depth 1 --no-tags https://github.com/Tom00v00/-mdio_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719906696
git clone --depth 1 --no-tags https://github.com/chickenchennnn/lab-caravel_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719164932
git clone --depth 1 --no-tags https://github.com/F23-Omar-Bavly-Architecture/pipelinedRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722200051
git clone --depth 1 --no-tags https://github.com/indrajit522/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720664472
git clone --depth 1 --no-tags https://github.com/terrisa0407/ECE241-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723228344
git clone --depth 1 --no-tags https://github.com/ryanhaus/ili9341_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718388817
git clone --depth 1 --no-tags https://github.com/an9le/ECE369-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720856207
git clone --depth 1 --no-tags https://github.com/AntonyFleck/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718549727
git clone --depth 1 --no-tags https://github.com/emshao/pacman-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716753336
git clone --depth 1 --no-tags https://github.com/gonsolo/caravel_gfmpw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716670329
git clone --depth 1 --no-tags https://github.com/hadixcr/ECE287_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718734274
git clone --depth 1 --no-tags https://github.com/cagiurumescu/beaglev-fire-dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719459085
git clone --depth 1 --no-tags https://github.com/basil-ali-khan/Aeroplane-Dodging-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719929823
git clone --depth 1 --no-tags https://github.com/ZakWillCode/RiskyArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720200166
git clone --depth 1 --no-tags https://github.com/caraxesmsc/EDA-ATM-Bank-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722765869
git clone --depth 1 --no-tags https://github.com/ewanmurphy/Simple-As-Possible-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720003196
git clone --depth 1 --no-tags https://github.com/popajn3w/RISC_microcoprocessor_599506842.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717493464
git clone --depth 1 --no-tags https://github.com/hassanassar/MaliGNNoma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722169609
git clone --depth 1 --no-tags https://github.com/H4D32/Comp-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721394435
git clone --depth 1 --no-tags https://github.com/srsapireddy/SPI-and-UART-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721104638
git clone --depth 1 --no-tags https://github.com/JavierG4/estructuraspr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720834320
git clone --depth 1 --no-tags https://github.com/psuggate/misc-verilog-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722765274
git clone --depth 1 --no-tags https://github.com/MananJoshi07/75-DAYS-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720452524
git clone --depth 1 --no-tags https://github.com/wontothree/fpga-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718455895
git clone --depth 1 --no-tags https://github.com/Sandeshg25/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720711215
git clone --depth 1 --no-tags https://github.com/mcclure/openfpga-litex-junk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723747100
git clone --depth 1 --no-tags https://github.com/sijan67/Just-For-Kiks-Party-Games.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718017836
git clone --depth 1 --no-tags https://github.com/haicarrick97/caravel_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717960162
git clone --depth 1 --no-tags https://github.com/Fuwn/iverilog-test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718397535
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718793763
git clone --depth 1 --no-tags https://github.com/LiamOswald/IMPACT_Custom_SRAM_02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719224844
git clone --depth 1 --no-tags https://github.com/chickenchennnn/lab-exmem_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719145206
git clone --depth 1 --no-tags https://github.com/cp024s/Single-cycle-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719650836
git clone --depth 1 --no-tags https://github.com/nehranarendra/ALU_FOR_MICROCONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716283419
git clone --depth 1 --no-tags https://github.com/BingHangLi/SOC-Lab_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720784424
git clone --depth 1 --no-tags https://github.com/Krishd177/canny-edge-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720392464
git clone --depth 1 --no-tags https://github.com/BasmaGFawzy/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721219986
git clone --depth 1 --no-tags https://github.com/RahulGanta2/Agri-rain-alarm-system-main-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718711763
git clone --depth 1 --no-tags https://github.com/JDSyys/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721636697
git clone --depth 1 --no-tags https://github.com/ooops-t/xilinx-zynq7000-pl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721885778
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/Single-Cycle-MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721229394
git clone --depth 1 --no-tags https://github.com/NishitaNJ/R2_4BM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723021334
