
Loading design for application trce from file buttoninput_impl1.ncd.
Design name: Key_Table
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 20:59:46 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            1537 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 68.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i5  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i1  (to apa +)

   Delay:              14.829ns  (33.1% logic, 66.9% route), 10 logic levels.

 Constraint Details:

     14.829ns physical path delay SLICE_48 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 68.338ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20B.CLK to     R15C20B.Q1 SLICE_48 (from apa)
ROUTE        13     2.690     R15C20B.Q1 to     R17C23C.B1 key_out_5
CTOF_DEL    ---     0.495     R17C23C.B1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     1.015     R14C21A.F1 to     R14C22A.B1 n1959
CTOF_DEL    ---     0.495     R14C22A.B1 to     R14C22A.F1 SLICE_74
ROUTE         1     0.436     R14C22A.F1 to     R14C22B.C0 n2123
CTOF_DEL    ---     0.495     R14C22B.C0 to     R14C22B.F0 SLICE_15
ROUTE         1     0.000     R14C22B.F0 to    R14C22B.DI0 a_to_g_6_N_71_0 (to apa)
                  --------
                   14.829   (33.1% logic, 66.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C20B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i13  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i1  (to apa +)

   Delay:              14.755ns  (33.3% logic, 66.7% route), 10 logic levels.

 Constraint Details:

     14.755ns physical path delay SLICE_42 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 68.412ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q1 SLICE_42 (from apa)
ROUTE        11     2.616     R15C21A.Q1 to     R17C23C.A1 key_out_13
CTOF_DEL    ---     0.495     R17C23C.A1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     1.015     R14C21A.F1 to     R14C22A.B1 n1959
CTOF_DEL    ---     0.495     R14C22A.B1 to     R14C22A.F1 SLICE_74
ROUTE         1     0.436     R14C22A.F1 to     R14C22B.C0 n2123
CTOF_DEL    ---     0.495     R14C22B.C0 to     R14C22B.F0 SLICE_15
ROUTE         1     0.000     R14C22B.F0 to    R14C22B.DI0 a_to_g_6_N_71_0 (to apa)
                  --------
                   14.755   (33.3% logic, 66.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C21A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.960ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i14  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i1  (to apa +)

   Delay:              14.207ns  (34.5% logic, 65.5% route), 10 logic levels.

 Constraint Details:

     14.207ns physical path delay SLICE_71 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 68.960ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20A.CLK to     R15C20A.Q0 SLICE_71 (from apa)
ROUTE        11     2.068     R15C20A.Q0 to     R17C23C.C1 key_out_14
CTOF_DEL    ---     0.495     R17C23C.C1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     1.015     R14C21A.F1 to     R14C22A.B1 n1959
CTOF_DEL    ---     0.495     R14C22A.B1 to     R14C22A.F1 SLICE_74
ROUTE         1     0.436     R14C22A.F1 to     R14C22B.C0 n2123
CTOF_DEL    ---     0.495     R14C22B.C0 to     R14C22B.F0 SLICE_15
ROUTE         1     0.000     R14C22B.F0 to    R14C22B.DI0 a_to_g_6_N_71_0 (to apa)
                  --------
                   14.207   (34.5% logic, 65.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C20A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.647ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i5  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)

   Delay:              13.520ns  (32.6% logic, 67.4% route), 9 logic levels.

 Constraint Details:

     13.520ns physical path delay SLICE_48 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 69.647ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20B.CLK to     R15C20B.Q1 SLICE_48 (from apa)
ROUTE        13     2.690     R15C20B.Q1 to     R17C23C.B1 key_out_5
CTOF_DEL    ---     0.495     R17C23C.B1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     0.637     R14C21A.F1 to     R14C22B.D1 n1959
CTOF_DEL    ---     0.495     R14C22B.D1 to     R14C22B.F1 SLICE_15
ROUTE         1     0.000     R14C22B.F1 to    R14C22B.DI1 a_to_g_6_N_71_1 (to apa)
                  --------
                   13.520   (32.6% logic, 67.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C20B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.721ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i13  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)

   Delay:              13.446ns  (32.8% logic, 67.2% route), 9 logic levels.

 Constraint Details:

     13.446ns physical path delay SLICE_42 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 69.721ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q1 SLICE_42 (from apa)
ROUTE        11     2.616     R15C21A.Q1 to     R17C23C.A1 key_out_13
CTOF_DEL    ---     0.495     R17C23C.A1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     0.637     R14C21A.F1 to     R14C22B.D1 n1959
CTOF_DEL    ---     0.495     R14C22B.D1 to     R14C22B.F1 SLICE_15
ROUTE         1     0.000     R14C22B.F1 to    R14C22B.DI1 a_to_g_6_N_71_1 (to apa)
                  --------
                   13.446   (32.8% logic, 67.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C21A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.847ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i6  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i1  (to apa +)

   Delay:              13.320ns  (36.8% logic, 63.2% route), 10 logic levels.

 Constraint Details:

     13.320ns physical path delay SLICE_73 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 69.847ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20D.CLK to     R15C20D.Q0 SLICE_73 (from apa)
ROUTE         9     1.731     R15C20D.Q0 to     R17C21C.C0 key_out_6
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 SLICE_40
ROUTE         2     0.445     R17C21C.F0 to     R17C21C.C1 n2053
CTOF_DEL    ---     0.495     R17C21C.C1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     1.015     R14C21A.F1 to     R14C22A.B1 n1959
CTOF_DEL    ---     0.495     R14C22A.B1 to     R14C22A.F1 SLICE_74
ROUTE         1     0.436     R14C22A.F1 to     R14C22B.C0 n2123
CTOF_DEL    ---     0.495     R14C22B.C0 to     R14C22B.F0 SLICE_15
ROUTE         1     0.000     R14C22B.F0 to    R14C22B.DI0 a_to_g_6_N_71_0 (to apa)
                  --------
                   13.320   (36.8% logic, 63.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C20D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i13  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              12.986ns  (35.7% logic, 64.3% route), 9 logic levels.

 Constraint Details:

     12.986ns physical path delay SLICE_42 to SLICE_18 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.181ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q1 SLICE_42 (from apa)
ROUTE        11     1.758     R15C21A.Q1 to     R15C23D.A0 key_out_13
CTOF_DEL    ---     0.495     R15C23D.A0 to     R15C23D.F0 SLICE_35
ROUTE         3     0.767     R15C23D.F0 to     R14C23B.C1 n2006
CTOOFX_DEL  ---     0.721     R14C23B.C1 to   R14C23B.OFX0 i1974/SLICE_33
ROUTE         1     1.023   R14C23B.OFX0 to     R15C23C.B1 n2285
CTOF_DEL    ---     0.495     R15C23C.B1 to     R15C23C.F1 SLICE_64
ROUTE         1     0.967     R15C23C.F1 to     R15C23A.A1 n71
CTOF_DEL    ---     0.495     R15C23A.A1 to     R15C23A.F1 SLICE_76
ROUTE         1     1.001     R15C23A.F1 to     R15C22A.B1 n4
CTOF_DEL    ---     0.495     R15C22A.B1 to     R15C22A.F1 SLICE_51
ROUTE         3     1.742     R15C22A.F1 to     R15C21D.A1 n1188
CTOF_DEL    ---     0.495     R15C21D.A1 to     R15C21D.F1 SLICE_34
ROUTE         3     0.445     R15C21D.F1 to     R15C21D.C0 n10
CTOF_DEL    ---     0.495     R15C21D.C0 to     R15C21D.F0 SLICE_34
ROUTE         1     0.645     R15C21D.F0 to     R15C22D.D0 n2120
CTOF_DEL    ---     0.495     R15C22D.D0 to     R15C22D.F0 SLICE_18
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   12.986   (35.7% logic, 64.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C21A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C22D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i13  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              12.986ns  (35.7% logic, 64.3% route), 9 logic levels.

 Constraint Details:

     12.986ns physical path delay SLICE_42 to SLICE_18 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.181ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q1 SLICE_42 (from apa)
ROUTE        11     1.758     R15C21A.Q1 to     R15C23D.A0 key_out_13
CTOF_DEL    ---     0.495     R15C23D.A0 to     R15C23D.F0 SLICE_35
ROUTE         3     0.767     R15C23D.F0 to     R14C23B.C0 n2006
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 i1974/SLICE_33
ROUTE         1     1.023   R14C23B.OFX0 to     R15C23C.B1 n2285
CTOF_DEL    ---     0.495     R15C23C.B1 to     R15C23C.F1 SLICE_64
ROUTE         1     0.967     R15C23C.F1 to     R15C23A.A1 n71
CTOF_DEL    ---     0.495     R15C23A.A1 to     R15C23A.F1 SLICE_76
ROUTE         1     1.001     R15C23A.F1 to     R15C22A.B1 n4
CTOF_DEL    ---     0.495     R15C22A.B1 to     R15C22A.F1 SLICE_51
ROUTE         3     1.742     R15C22A.F1 to     R15C21D.A1 n1188
CTOF_DEL    ---     0.495     R15C21D.A1 to     R15C21D.F1 SLICE_34
ROUTE         3     0.445     R15C21D.F1 to     R15C21D.C0 n10
CTOF_DEL    ---     0.495     R15C21D.C0 to     R15C21D.F0 SLICE_34
ROUTE         1     0.645     R15C21D.F0 to     R15C22D.D0 n2120
CTOF_DEL    ---     0.495     R15C22D.D0 to     R15C22D.F0 SLICE_18
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   12.986   (35.7% logic, 64.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C21A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C22D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i2  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              12.933ns  (34.1% logic, 65.9% route), 9 logic levels.

 Constraint Details:

     12.933ns physical path delay SLICE_81 to SLICE_18 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.234ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_81 (from apa)
ROUTE        10     2.205     R17C21A.Q0 to     R16C23C.A0 key_out_2
CTOF_DEL    ---     0.495     R16C23C.A0 to     R16C23C.F0 SLICE_41
ROUTE         5     0.992     R16C23C.F0 to     R16C23C.A1 n2272
CTOF_DEL    ---     0.495     R16C23C.A1 to     R16C23C.F1 SLICE_41
ROUTE         1     1.001     R16C23C.F1 to     R15C23D.B1 n1998
CTOF_DEL    ---     0.495     R15C23D.B1 to     R15C23D.F1 SLICE_35
ROUTE         1     0.747     R15C23D.F1 to     R15C23B.C0 n4_adj_2
CTOF_DEL    ---     0.495     R15C23B.C0 to     R15C23B.F0 SLICE_69
ROUTE         1     0.744     R15C23B.F0 to     R15C22A.C1 n2026
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_51
ROUTE         3     1.742     R15C22A.F1 to     R15C21D.A1 n1188
CTOF_DEL    ---     0.495     R15C21D.A1 to     R15C21D.F1 SLICE_34
ROUTE         3     0.445     R15C21D.F1 to     R15C21D.C0 n10
CTOF_DEL    ---     0.495     R15C21D.C0 to     R15C21D.F0 SLICE_34
ROUTE         1     0.645     R15C21D.F0 to     R15C22D.D0 n2120
CTOF_DEL    ---     0.495     R15C22D.D0 to     R15C22D.F0 SLICE_18
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   12.933   (34.1% logic, 65.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R17C21A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C22D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i14  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)

   Delay:              12.898ns  (34.2% logic, 65.8% route), 9 logic levels.

 Constraint Details:

     12.898ns physical path delay SLICE_71 to SLICE_15 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.269ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20A.CLK to     R15C20A.Q0 SLICE_71 (from apa)
ROUTE        11     2.068     R15C20A.Q0 to     R17C23C.C1 key_out_14
CTOF_DEL    ---     0.495     R17C23C.C1 to     R17C23C.F1 SLICE_68
ROUTE         2     0.995     R17C23C.F1 to     R17C21C.A1 n1990
CTOF_DEL    ---     0.495     R17C21C.A1 to     R17C21C.F1 SLICE_40
ROUTE         2     0.758     R17C21C.F1 to     R16C21B.C1 n2016
CTOF_DEL    ---     0.495     R16C21B.C1 to     R16C21B.F1 SLICE_60
ROUTE         3     1.316     R16C21B.F1 to     R15C22C.A1 n1999
CTOF_DEL    ---     0.495     R15C22C.A1 to     R15C22C.F1 SLICE_52
ROUTE         2     0.702     R15C22C.F1 to     R15C22B.B0 n1306
CTOF_DEL    ---     0.495     R15C22B.B0 to     R15C22B.F0 SLICE_55
ROUTE         2     1.032     R15C22B.F0 to     R15C21B.B0 n706
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 SLICE_44
ROUTE         2     0.978     R15C21B.F0 to     R14C21A.A1 n1160
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 SLICE_56
ROUTE         2     0.637     R14C21A.F1 to     R14C22B.D1 n1959
CTOF_DEL    ---     0.495     R14C22B.D1 to     R14C22B.F1 SLICE_15
ROUTE         1     0.000     R14C22B.F1 to    R14C22B.DI1 a_to_g_6_N_71_1 (to apa)
                  --------
                   12.898   (34.2% logic, 65.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R15C20A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.689MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   66.689 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: apa   Source: SLICE_19.Q0   Loads: 21
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 6


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1537 paths, 2 nets, and 535 connections (93.21% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 20:59:46 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            1537 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)
                   FF                        a_to_g_i0_i1

   Delay:               1.473ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.473ns physical path delay SLICE_30 to SLICE_15 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.547     R15C19C.Q0 to     R16C20B.A0 num_cnt_0
CTOF_DEL    ---     0.101     R16C20B.A0 to     R16C20B.F0 SLICE_72
ROUTE         4     0.692     R16C20B.F0 to     R14C22B.CE a_to_g_6__N_78 (to apa)
                  --------
                    1.473   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:               1.473ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.473ns physical path delay SLICE_30 to SLICE_18 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.547     R15C19C.Q0 to     R16C20B.A0 num_cnt_0
CTOF_DEL    ---     0.101     R16C20B.A0 to     R16C20B.F0 SLICE_72
ROUTE         4     0.692     R16C20B.F0 to     R15C22D.CE a_to_g_6__N_78 (to apa)
                  --------
                    1.473   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C22D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i1  (to apa +)
                   FF                        key_out_i0

   Delay:               1.476ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.476ns physical path delay SLICE_30 to SLICE_46 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.571     R15C19C.Q0 to     R16C20B.A1 num_cnt_0
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 SLICE_72
ROUTE         2     0.671     R16C20B.F1 to     R17C21B.CE key_out_15__N_60 (to apa)
                  --------
                    1.476   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R17C21B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i3  (to apa +)
                   FF                        key_out_i2

   Delay:               1.476ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.476ns physical path delay SLICE_30 to SLICE_81 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.571     R15C19C.Q0 to     R16C20B.A1 num_cnt_0
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 SLICE_72
ROUTE         2     0.671     R16C20B.F1 to     R17C21A.CE key_out_15__N_60 (to apa)
                  --------
                    1.476   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R17C21A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)
                   FF                        a_to_g_i0_i1

   Delay:               1.476ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.476ns physical path delay SLICE_31 to SLICE_15 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19A.CLK to     R15C19A.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.550     R15C19A.Q0 to     R16C20B.C0 num_cnt_1
CTOF_DEL    ---     0.101     R16C20B.C0 to     R16C20B.F0 SLICE_72
ROUTE         4     0.692     R16C20B.F0 to     R14C22B.CE a_to_g_6__N_78 (to apa)
                  --------
                    1.476   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R14C22B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:               1.476ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      1.476ns physical path delay SLICE_31 to SLICE_18 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19A.CLK to     R15C19A.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.550     R15C19A.Q0 to     R16C20B.C0 num_cnt_1
CTOF_DEL    ---     0.101     R16C20B.C0 to     R16C20B.F0 SLICE_72
ROUTE         4     0.692     R16C20B.F0 to     R15C22D.CE a_to_g_6__N_78 (to apa)
                  --------
                    1.476   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C22D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i13  (to apa +)
                   FF                        key_out_i12

   Delay:               1.495ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      1.495ns physical path delay SLICE_30 to SLICE_42 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.271ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.714     R15C19C.Q0 to     R15C20D.D0 num_cnt_0
CTOF_DEL    ---     0.101     R15C20D.D0 to     R15C20D.F0 SLICE_73
ROUTE         2     0.547     R15C20D.F0 to     R15C21A.CE key_out_15__N_45 (to apa)
                  --------
                    1.495   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C21A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i5  (to apa +)
                   FF                        key_out_i4

   Delay:               1.512ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      1.512ns physical path delay SLICE_30 to SLICE_48 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.288ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.513     R15C19C.Q0 to     R15C19C.A1 num_cnt_0
CTOF_DEL    ---     0.101     R15C19C.A1 to     R15C19C.F1 SLICE_30
ROUTE         2     0.765     R15C19C.F1 to     R15C20B.CE key_out_15__N_55 (to apa)
                  --------
                    1.512   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C20B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               1.512ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      1.512ns physical path delay SLICE_30 to SLICE_73 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.288ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19C.CLK to     R15C19C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.513     R15C19C.Q0 to     R15C19C.A1 num_cnt_0
CTOF_DEL    ---     0.101     R15C19C.A1 to     R15C19C.F1 SLICE_30
ROUTE         2     0.765     R15C19C.F1 to     R15C20D.CE key_out_15__N_55 (to apa)
                  --------
                    1.512   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C20D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i9  (to apa +)
                   FF                        key_out_i8

   Delay:               1.514ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      1.514ns physical path delay SLICE_31 to SLICE_34 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.290ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19A.CLK to     R15C19A.Q1 SLICE_31 (from clk_c)
ROUTE         9     0.556     R15C19A.Q1 to     R15C20D.B1 num_cnt_2
CTOF_DEL    ---     0.101     R15C20D.B1 to     R15C20D.F1 SLICE_73
ROUTE         2     0.724     R15C20D.F1 to     R15C21D.CE key_out_15__N_50 (to apa)
                  --------
                    1.514   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C19A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_19
ROUTE        21     1.094      R2C16C.Q0 to    R15C21D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: apa   Source: SLICE_19.Q0   Loads: 21
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 6


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1537 paths, 2 nets, and 535 connections (93.21% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

