Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Mar 25 18:16:07 2016
| Host         : GilaMonster running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.999        0.000                      0                   64        0.187        0.000                      0                   64        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         7.845        0.000                       0                     1  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         33.999        0.000                      0                   64        0.187        0.000                      0                   64       19.500        0.000                       0                    40  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.999ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.474ns (25.093%)  route 4.400ns (74.907%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 r  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I1_O)        0.152     4.802 r  system_i/vga_color_test_0/U0/rgb[7]_i_8/O
                         net (fo=4, routed)           1.011     5.812    system_i/vga_color_test_0/U0/rgb[7]_i_8_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.354     6.166 r  system_i/vga_color_test_0/U0/rgb[5]_i_2/O
                         net (fo=1, routed)           1.112     7.278    system_i/vga_color_test_0/U0/rgb[5]_i_2_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.604 r  system_i/vga_color_test_0/U0/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     7.604    system_i/vga_color_test_0/U0/rgb[5]_i_1_n_0
    SLICE_X41Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.556    41.556    system_i/vga_color_test_0/U0/clk_25
    SLICE_X41Y68         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/C
                         clock pessimism              0.114    41.670    
                         clock uncertainty           -0.098    41.572    
    SLICE_X41Y68         FDSE (Setup_fdse_C_D)        0.031    41.603    system_i/vga_color_test_0/U0/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         41.603    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 33.999    

Slack (MET) :             34.463ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.890ns (18.334%)  route 3.964ns (81.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.875     5.648    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.772 r  system_i/vga_color_test_0/U0/rgb[15]_i_1/O
                         net (fo=6, routed)           0.812     6.584    system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[10]/C
                         clock pessimism              0.114    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X42Y69         FDSE (Setup_fdse_C_S)       -0.524    41.047    system_i/vga_color_test_0/U0/rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 34.463    

Slack (MET) :             34.463ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.890ns (18.334%)  route 3.964ns (81.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.875     5.648    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.772 r  system_i/vga_color_test_0/U0/rgb[15]_i_1/O
                         net (fo=6, routed)           0.812     6.584    system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[12]/C
                         clock pessimism              0.114    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X42Y69         FDSE (Setup_fdse_C_S)       -0.524    41.047    system_i/vga_color_test_0/U0/rgb_reg[12]
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 34.463    

Slack (MET) :             34.463ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.890ns (18.334%)  route 3.964ns (81.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 41.555 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.875     5.648    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.772 r  system_i/vga_color_test_0/U0/rgb[15]_i_1/O
                         net (fo=6, routed)           0.812     6.584    system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.555    41.555    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y69         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[13]/C
                         clock pessimism              0.114    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X42Y69         FDSE (Setup_fdse_C_S)       -0.524    41.047    system_i/vga_color_test_0/U0/rgb_reg[13]
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 34.463    

Slack (MET) :             34.678ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.890ns (19.170%)  route 3.753ns (80.830%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.875     5.648    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.772 r  system_i/vga_color_test_0/U0/rgb[15]_i_1/O
                         net (fo=6, routed)           0.600     6.373    system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X42Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[11]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    41.050    system_i/vga_color_test_0/U0/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 34.678    

Slack (MET) :             34.811ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.151ns (22.748%)  route 3.909ns (77.252%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.733     1.733    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.478     2.211 r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/Q
                         net (fo=26, routed)          1.091     3.302    system_i/vga_color_test_0/U0/xaddr[7]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.301     3.603 r  system_i/vga_color_test_0/U0/rgb[23]_i_19/O
                         net (fo=2, routed)           0.662     4.265    system_i/vga_color_test_0/U0/rgb[23]_i_19_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.389 f  system_i/vga_color_test_0/U0/rgb[23]_i_12/O
                         net (fo=2, routed)           1.003     5.392    system_i/vga_color_test_0/U0/rgb[23]_i_12_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.516 f  system_i/vga_color_test_0/U0/rgb[22]_i_2/O
                         net (fo=4, routed)           1.153     6.669    system_i/vga_color_test_0/U0/rgb[22]_i_2_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.793 r  system_i/vga_color_test_0/U0/rgb[20]_i_1/O
                         net (fo=1, routed)           0.000     6.793    system_i/vga_color_test_0/U0/rgb[20]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X43Y67         FDSE (Setup_fdse_C_D)        0.029    41.603    system_i/vga_color_test_0/U0/rgb_reg[20]
  -------------------------------------------------------------------
                         required time                         41.603    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 34.811    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.890ns (19.387%)  route 3.701ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.894     5.667    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.791 r  system_i/vga_color_test_0/U0/rgb[23]_i_1/O
                         net (fo=5, routed)           0.529     6.321    system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[19]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    41.145    system_i/vga_color_test_0/U0/rgb_reg[19]
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.890ns (19.387%)  route 3.701ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.894     5.667    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.791 r  system_i/vga_color_test_0/U0/rgb[23]_i_1/O
                         net (fo=5, routed)           0.529     6.321    system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    41.145    system_i/vga_color_test_0/U0/rgb_reg[20]
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.890ns (19.387%)  route 3.701ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.894     5.667    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.791 r  system_i/vga_color_test_0/U0/rgb[23]_i_1/O
                         net (fo=5, routed)           0.529     6.321    system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    41.145    system_i/vga_color_test_0/U0/rgb_reg[21]
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.890ns (19.387%)  route 3.701ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.558 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.730     1.730    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     2.248 f  system_i/vga_sync_0/U0/h_count_reg_reg[2]/Q
                         net (fo=13, routed)          1.058     3.306    system_i/vga_color_test_0/U0/xaddr[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.430 f  system_i/vga_color_test_0/U0/rgb[23]_i_9/O
                         net (fo=3, routed)           1.220     4.650    system_i/vga_color_test_0/U0/rgb[23]_i_9_n_0
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=10, routed)          0.894     5.667    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.791 r  system_i/vga_color_test_0/U0/rgb[23]_i_1/O
                         net (fo=5, routed)           0.529     6.321    system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.558    41.558    system_i/vga_color_test_0/U0/clk_25
    SLICE_X43Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/C
                         clock pessimism              0.114    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    41.145    system_i/vga_color_test_0/U0/rgb_reg[22]
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 34.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.983%)  route 0.135ns (42.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/Q
                         net (fo=18, routed)          0.135     0.858    system_i/vga_sync_0/U0/xaddr[5]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  system_i/vga_sync_0/U0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.903    system_i/vga_sync_0/U0/h_count_reg[8]_i_1_n_0
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.121     0.717    system_i/vga_sync_0/U0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.545%)  route 0.155ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.586     0.586    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  system_i/vga_sync_0/U0/v_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.155     0.882    system_i/vga_sync_0/U0/yaddr[4]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.927 r  system_i/vga_sync_0/U0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.927    system_i/vga_sync_0/U0/p_0_in[5]
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.092     0.710    system_i/vga_sync_0/U0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.586     0.586    system_i/vga_sync_0/U0/clk_25
    SLICE_X41Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  system_i/vga_sync_0/U0/v_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.144     0.871    system_i/vga_sync_0/U0/yaddr[4]
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.916 r  system_i/vga_sync_0/U0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.916    system_i/vga_sync_0/U0/p_0_in[6]
    SLICE_X40Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.854     0.854    system_i/vga_sync_0/U0/clk_25
    SLICE_X40Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.092     0.691    system_i/vga_sync_0/U0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.809%)  route 0.183ns (49.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.582     0.582    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.183     0.906    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.048     0.954 r  system_i/vga_sync_0/U0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.954    system_i/vga_sync_0/U0/h_count_next[3]
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.849     0.849    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.131     0.726    system_i/vga_sync_0/U0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.409%)  route 0.183ns (49.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.582     0.582    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.183     0.906    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.951 r  system_i/vga_sync_0/U0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    system_i/vga_sync_0/U0/h_count_next[2]
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.849     0.849    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y68         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.120     0.715    system_i/vga_sync_0/U0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.171%)  route 0.144ns (40.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     0.747 f  system_i/vga_sync_0/U0/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.144     0.891    system_i/vga_sync_0/U0/xaddr[8]
    SLICE_X39Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.936 r  system_i/vga_sync_0/U0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    system_i/vga_sync_0/U0/h_count_next[5]
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X39Y66         FDCE (Hold_fdce_C_D)         0.092     0.688    system_i/vga_sync_0/U0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.004%)  route 0.145ns (40.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     0.747 r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.145     0.892    system_i/vga_sync_0/U0/xaddr[8]
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.937 r  system_i/vga_sync_0/U0/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.937    system_i/vga_sync_0/U0/h_count_reg[9]_i_1_n_0
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[9]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X39Y66         FDCE (Hold_fdce_C_D)         0.091     0.687    system_i/vga_sync_0/U0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.188ns (46.103%)  route 0.220ns (53.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.583     0.583    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/Q
                         net (fo=18, routed)          0.220     0.943    system_i/vga_sync_0/U0/xaddr[5]
    SLICE_X38Y66         LUT4 (Prop_lut4_I2_O)        0.047     0.990 r  system_i/vga_sync_0/U0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.990    system_i/vga_sync_0/U0/h_count_next[7]
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851     0.851    system_i/vga_sync_0/U0/clk_25
    SLICE_X38Y66         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.131     0.727    system_i/vga_sync_0/U0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.887%)  route 0.191ns (51.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.582     0.582    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.191     0.914    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.042     0.956 r  system_i/vga_sync_0/U0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.956    system_i/vga_sync_0/U0/h_count_next[1]
    SLICE_X37Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850     0.850    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y67         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X37Y67         FDCE (Hold_fdce_C_D)         0.107     0.689    system_i/vga_sync_0/U0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.584     0.584    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  system_i/vga_sync_0/U0/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.191     0.916    system_i/vga_sync_0/U0/yaddr[0]
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.042     0.958 r  system_i/vga_sync_0/U0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.958    system_i/vga_sync_0/U0/p_0_in[1]
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852     0.852    system_i/vga_sync_0/U0/clk_25
    SLICE_X39Y65         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[1]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107     0.691    system_i/vga_sync_0/U0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y67     system_i/vga_color_test_0/U0/rgb_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X40Y67     system_i/vga_color_test_0/U0/rgb_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     system_i/vga_color_test_0/U0/rgb_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[19]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     system_i/vga_color_test_0/U0/rgb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     system_i/vga_color_test_0/U0/rgb_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     system_i/vga_color_test_0/U0/rgb_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     system_i/vga_sync_0/U0/v_sync_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     system_i/vga_sync_0/U0/h_sync_reg_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y67     system_i/vga_color_test_0/U0/rgb_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y67     system_i/vga_color_test_0/U0/rgb_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     system_i/vga_color_test_0/U0/rgb_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y67     system_i/vga_color_test_0/U0/rgb_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     system_i/vga_color_test_0/U0/rgb_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[20]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[21]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     system_i/vga_color_test_0/U0/rgb_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



