xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/UART_TX.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/UART_TX.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim UART_TX.ngc UART_TX_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 "UART_TX.ngc" UART_TX.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_TX_map.ncd UART_TX.ngd UART_TX.pcf 
par -w -intstyle ise -ol high -mt off UART_TX_map.ncd UART_TX.ncd UART_TX.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml UART_TX.twx UART_TX.ncd -o UART_TX.twr UART_TX.pcf 
