
zephyr.elf:     file format elf32-littlearm


Disassembly of section text:

0000c200 <_vector_table>:
    c200:	20000a90 	.word	0x20000a90
    c204:	0000d355 	.word	0x0000d355
    c208:	0000fd9b 	.word	0x0000fd9b
    c20c:	0000d2a5 	.word	0x0000d2a5
    c210:	0000d2a5 	.word	0x0000d2a5
    c214:	0000d2a5 	.word	0x0000d2a5
    c218:	0000d2a5 	.word	0x0000d2a5
    c21c:	0000d2a5 	.word	0x0000d2a5
    c220:	0000d2a5 	.word	0x0000d2a5
    c224:	0000d2a5 	.word	0x0000d2a5
    c228:	0000d2a5 	.word	0x0000d2a5
    c22c:	0000d195 	.word	0x0000d195
    c230:	0000d2a5 	.word	0x0000d2a5
    c234:	0000d2a5 	.word	0x0000d2a5
    c238:	0000d141 	.word	0x0000d141
    c23c:	0000fc99 	.word	0x0000fc99

0000c240 <_irq_vector_table>:
    c240:	0000d315 0000d315 0000d315 0000d315     ................
    c250:	0000d315 0000d315 0000d315 0000d315     ................
    c260:	0000d315 0000d315 0000d315 0000d315     ................
    c270:	0000d315 0000d315 0000d315 0000d315     ................
    c280:	0000d315 0000d315 0000d315 0000d315     ................
    c290:	0000d315 0000d315 0000d315 0000d315     ................
    c2a0:	0000d315 0000d315 0000d315 0000d315     ................
    c2b0:	0000d315 0000d315 0000d315 0000d315     ................
    c2c0:	0000d315 0000d315 0000d315 0000d315     ................
    c2d0:	0000d315 0000d315 0000d315 0000d315     ................
    c2e0:	0000d315 0000d315 0000d315 0000d315     ................
    c2f0:	0000d315 0000d315 0000d315 0000d315     ................
    c300:	0000d315 0000d315 0000d315 0000d315     ................
    c310:	0000d315 0000d315 0000d315 0000d315     ................
    c320:	0000d315 0000d315 0000d315 0000d315     ................
    c330:	0000d315 0000d315 0000d315 0000d315     ................
    c340:	0000d315                                ....

0000c344 <_vector_end>:
	...

0000c400 <m_firmware_info>:
    c400:	281ee6de 8fcebb4c 00005b01 0000be00     ...(L....[......
    c410:	00000001 0000c200 200013d0 0000dbf5     ........... ....

Disassembly of section _TEXT_SECTION_NAME_2:

0000c420 <__aeabi_uldivmod>:
    c420:	b953      	cbnz	r3, c438 <__aeabi_uldivmod+0x18>
    c422:	b94a      	cbnz	r2, c438 <__aeabi_uldivmod+0x18>
    c424:	2900      	cmp	r1, #0
    c426:	bf08      	it	eq
    c428:	2800      	cmpeq	r0, #0
    c42a:	bf1c      	itt	ne
    c42c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    c430:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    c434:	f000 b970 	b.w	c718 <__aeabi_idiv0>
    c438:	f1ad 0c08 	sub.w	ip, sp, #8
    c43c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    c440:	f000 f806 	bl	c450 <__udivmoddi4>
    c444:	f8dd e004 	ldr.w	lr, [sp, #4]
    c448:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c44c:	b004      	add	sp, #16
    c44e:	4770      	bx	lr

0000c450 <__udivmoddi4>:
    c450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c454:	9e09      	ldr	r6, [sp, #36]	; 0x24
    c456:	4604      	mov	r4, r0
    c458:	4689      	mov	r9, r1
    c45a:	2b00      	cmp	r3, #0
    c45c:	f040 8083 	bne.w	c566 <__udivmoddi4+0x116>
    c460:	428a      	cmp	r2, r1
    c462:	4615      	mov	r5, r2
    c464:	d945      	bls.n	c4f2 <__udivmoddi4+0xa2>
    c466:	fab2 f282 	clz	r2, r2
    c46a:	b14a      	cbz	r2, c480 <__udivmoddi4+0x30>
    c46c:	f1c2 0720 	rsb	r7, r2, #32
    c470:	fa01 f302 	lsl.w	r3, r1, r2
    c474:	4095      	lsls	r5, r2
    c476:	4094      	lsls	r4, r2
    c478:	fa20 f707 	lsr.w	r7, r0, r7
    c47c:	ea47 0903 	orr.w	r9, r7, r3
    c480:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c484:	0c23      	lsrs	r3, r4, #16
    c486:	fa1f f885 	uxth.w	r8, r5
    c48a:	fbb9 fcfe 	udiv	ip, r9, lr
    c48e:	fb0e 991c 	mls	r9, lr, ip, r9
    c492:	fb0c f108 	mul.w	r1, ip, r8
    c496:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
    c49a:	4299      	cmp	r1, r3
    c49c:	d90a      	bls.n	c4b4 <__udivmoddi4+0x64>
    c49e:	18eb      	adds	r3, r5, r3
    c4a0:	bf2c      	ite	cs
    c4a2:	2001      	movcs	r0, #1
    c4a4:	2000      	movcc	r0, #0
    c4a6:	4299      	cmp	r1, r3
    c4a8:	d902      	bls.n	c4b0 <__udivmoddi4+0x60>
    c4aa:	2800      	cmp	r0, #0
    c4ac:	f000 811d 	beq.w	c6ea <__udivmoddi4+0x29a>
    c4b0:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    c4b4:	1a59      	subs	r1, r3, r1
    c4b6:	b2a3      	uxth	r3, r4
    c4b8:	fbb1 f0fe 	udiv	r0, r1, lr
    c4bc:	fb0e 1110 	mls	r1, lr, r0, r1
    c4c0:	fb00 f808 	mul.w	r8, r0, r8
    c4c4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    c4c8:	45a0      	cmp	r8, r4
    c4ca:	d905      	bls.n	c4d8 <__udivmoddi4+0x88>
    c4cc:	192c      	adds	r4, r5, r4
    c4ce:	d202      	bcs.n	c4d6 <__udivmoddi4+0x86>
    c4d0:	45a0      	cmp	r8, r4
    c4d2:	f200 810e 	bhi.w	c6f2 <__udivmoddi4+0x2a2>
    c4d6:	3801      	subs	r0, #1
    c4d8:	eba4 0408 	sub.w	r4, r4, r8
    c4dc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    c4e0:	2700      	movs	r7, #0
    c4e2:	b11e      	cbz	r6, c4ec <__udivmoddi4+0x9c>
    c4e4:	40d4      	lsrs	r4, r2
    c4e6:	2300      	movs	r3, #0
    c4e8:	e9c6 4300 	strd	r4, r3, [r6]
    c4ec:	4639      	mov	r1, r7
    c4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c4f2:	2a00      	cmp	r2, #0
    c4f4:	d051      	beq.n	c59a <__udivmoddi4+0x14a>
    c4f6:	fab2 f282 	clz	r2, r2
    c4fa:	2a00      	cmp	r2, #0
    c4fc:	f040 80af 	bne.w	c65e <__udivmoddi4+0x20e>
    c500:	1b49      	subs	r1, r1, r5
    c502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c506:	fa1f f885 	uxth.w	r8, r5
    c50a:	2701      	movs	r7, #1
    c50c:	0c23      	lsrs	r3, r4, #16
    c50e:	fbb1 fcfe 	udiv	ip, r1, lr
    c512:	fb0e 111c 	mls	r1, lr, ip, r1
    c516:	fb08 f00c 	mul.w	r0, r8, ip
    c51a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    c51e:	4298      	cmp	r0, r3
    c520:	d90a      	bls.n	c538 <__udivmoddi4+0xe8>
    c522:	18eb      	adds	r3, r5, r3
    c524:	bf2c      	ite	cs
    c526:	2101      	movcs	r1, #1
    c528:	2100      	movcc	r1, #0
    c52a:	4298      	cmp	r0, r3
    c52c:	d902      	bls.n	c534 <__udivmoddi4+0xe4>
    c52e:	2900      	cmp	r1, #0
    c530:	f000 80d7 	beq.w	c6e2 <__udivmoddi4+0x292>
    c534:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    c538:	1a19      	subs	r1, r3, r0
    c53a:	b2a3      	uxth	r3, r4
    c53c:	fbb1 f0fe 	udiv	r0, r1, lr
    c540:	fb0e 1110 	mls	r1, lr, r0, r1
    c544:	fb08 f800 	mul.w	r8, r8, r0
    c548:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    c54c:	45a0      	cmp	r8, r4
    c54e:	d905      	bls.n	c55c <__udivmoddi4+0x10c>
    c550:	192c      	adds	r4, r5, r4
    c552:	d202      	bcs.n	c55a <__udivmoddi4+0x10a>
    c554:	45a0      	cmp	r8, r4
    c556:	f200 80c1 	bhi.w	c6dc <__udivmoddi4+0x28c>
    c55a:	3801      	subs	r0, #1
    c55c:	eba4 0408 	sub.w	r4, r4, r8
    c560:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    c564:	e7bd      	b.n	c4e2 <__udivmoddi4+0x92>
    c566:	428b      	cmp	r3, r1
    c568:	d908      	bls.n	c57c <__udivmoddi4+0x12c>
    c56a:	2e00      	cmp	r6, #0
    c56c:	d074      	beq.n	c658 <__udivmoddi4+0x208>
    c56e:	2700      	movs	r7, #0
    c570:	e9c6 0100 	strd	r0, r1, [r6]
    c574:	4638      	mov	r0, r7
    c576:	4639      	mov	r1, r7
    c578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c57c:	fab3 f783 	clz	r7, r3
    c580:	b967      	cbnz	r7, c59c <__udivmoddi4+0x14c>
    c582:	428b      	cmp	r3, r1
    c584:	f0c0 80a4 	bcc.w	c6d0 <__udivmoddi4+0x280>
    c588:	4282      	cmp	r2, r0
    c58a:	f240 80a1 	bls.w	c6d0 <__udivmoddi4+0x280>
    c58e:	4638      	mov	r0, r7
    c590:	2e00      	cmp	r6, #0
    c592:	d0ab      	beq.n	c4ec <__udivmoddi4+0x9c>
    c594:	e9c6 4900 	strd	r4, r9, [r6]
    c598:	e7a8      	b.n	c4ec <__udivmoddi4+0x9c>
    c59a:	deff      	udf	#255	; 0xff
    c59c:	f1c7 0520 	rsb	r5, r7, #32
    c5a0:	40bb      	lsls	r3, r7
    c5a2:	fa02 fc07 	lsl.w	ip, r2, r7
    c5a6:	fa01 f407 	lsl.w	r4, r1, r7
    c5aa:	40ea      	lsrs	r2, r5
    c5ac:	fa20 f805 	lsr.w	r8, r0, r5
    c5b0:	40e9      	lsrs	r1, r5
    c5b2:	fa00 fe07 	lsl.w	lr, r0, r7
    c5b6:	431a      	orrs	r2, r3
    c5b8:	ea48 0404 	orr.w	r4, r8, r4
    c5bc:	ea4f 4812 	mov.w	r8, r2, lsr #16
    c5c0:	0c20      	lsrs	r0, r4, #16
    c5c2:	fa1f f982 	uxth.w	r9, r2
    c5c6:	fbb1 faf8 	udiv	sl, r1, r8
    c5ca:	fb08 111a 	mls	r1, r8, sl, r1
    c5ce:	fb0a fb09 	mul.w	fp, sl, r9
    c5d2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    c5d6:	458b      	cmp	fp, r1
    c5d8:	d90a      	bls.n	c5f0 <__udivmoddi4+0x1a0>
    c5da:	1851      	adds	r1, r2, r1
    c5dc:	bf2c      	ite	cs
    c5de:	2301      	movcs	r3, #1
    c5e0:	2300      	movcc	r3, #0
    c5e2:	458b      	cmp	fp, r1
    c5e4:	d902      	bls.n	c5ec <__udivmoddi4+0x19c>
    c5e6:	2b00      	cmp	r3, #0
    c5e8:	f000 8088 	beq.w	c6fc <__udivmoddi4+0x2ac>
    c5ec:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    c5f0:	eba1 010b 	sub.w	r1, r1, fp
    c5f4:	b2a4      	uxth	r4, r4
    c5f6:	fbb1 f0f8 	udiv	r0, r1, r8
    c5fa:	fb08 1110 	mls	r1, r8, r0, r1
    c5fe:	fb00 f909 	mul.w	r9, r0, r9
    c602:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
    c606:	4589      	cmp	r9, r1
    c608:	d904      	bls.n	c614 <__udivmoddi4+0x1c4>
    c60a:	1851      	adds	r1, r2, r1
    c60c:	d201      	bcs.n	c612 <__udivmoddi4+0x1c2>
    c60e:	4589      	cmp	r9, r1
    c610:	d87b      	bhi.n	c70a <__udivmoddi4+0x2ba>
    c612:	3801      	subs	r0, #1
    c614:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    c618:	eba1 0109 	sub.w	r1, r1, r9
    c61c:	fba0 890c 	umull	r8, r9, r0, ip
    c620:	4549      	cmp	r1, r9
    c622:	4644      	mov	r4, r8
    c624:	464b      	mov	r3, r9
    c626:	d302      	bcc.n	c62e <__udivmoddi4+0x1de>
    c628:	d106      	bne.n	c638 <__udivmoddi4+0x1e8>
    c62a:	45c6      	cmp	lr, r8
    c62c:	d204      	bcs.n	c638 <__udivmoddi4+0x1e8>
    c62e:	3801      	subs	r0, #1
    c630:	ebb8 040c 	subs.w	r4, r8, ip
    c634:	eb69 0302 	sbc.w	r3, r9, r2
    c638:	2e00      	cmp	r6, #0
    c63a:	d05d      	beq.n	c6f8 <__udivmoddi4+0x2a8>
    c63c:	ebbe 0204 	subs.w	r2, lr, r4
    c640:	eb61 0103 	sbc.w	r1, r1, r3
    c644:	fa01 f505 	lsl.w	r5, r1, r5
    c648:	fa22 f307 	lsr.w	r3, r2, r7
    c64c:	40f9      	lsrs	r1, r7
    c64e:	2700      	movs	r7, #0
    c650:	431d      	orrs	r5, r3
    c652:	e9c6 5100 	strd	r5, r1, [r6]
    c656:	e749      	b.n	c4ec <__udivmoddi4+0x9c>
    c658:	4637      	mov	r7, r6
    c65a:	4630      	mov	r0, r6
    c65c:	e746      	b.n	c4ec <__udivmoddi4+0x9c>
    c65e:	f1c2 0020 	rsb	r0, r2, #32
    c662:	4095      	lsls	r5, r2
    c664:	fa01 f702 	lsl.w	r7, r1, r2
    c668:	fa21 f300 	lsr.w	r3, r1, r0
    c66c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    c670:	fa24 f100 	lsr.w	r1, r4, r0
    c674:	fa1f f885 	uxth.w	r8, r5
    c678:	4094      	lsls	r4, r2
    c67a:	4339      	orrs	r1, r7
    c67c:	fbb3 f0fe 	udiv	r0, r3, lr
    c680:	0c0f      	lsrs	r7, r1, #16
    c682:	fb0e 3310 	mls	r3, lr, r0, r3
    c686:	fb00 fc08 	mul.w	ip, r0, r8
    c68a:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
    c68e:	459c      	cmp	ip, r3
    c690:	d907      	bls.n	c6a2 <__udivmoddi4+0x252>
    c692:	18eb      	adds	r3, r5, r3
    c694:	bf2c      	ite	cs
    c696:	2701      	movcs	r7, #1
    c698:	2700      	movcc	r7, #0
    c69a:	459c      	cmp	ip, r3
    c69c:	d900      	bls.n	c6a0 <__udivmoddi4+0x250>
    c69e:	b38f      	cbz	r7, c704 <__udivmoddi4+0x2b4>
    c6a0:	3801      	subs	r0, #1
    c6a2:	eba3 030c 	sub.w	r3, r3, ip
    c6a6:	b289      	uxth	r1, r1
    c6a8:	fbb3 f7fe 	udiv	r7, r3, lr
    c6ac:	fb0e 3317 	mls	r3, lr, r7, r3
    c6b0:	fb07 fc08 	mul.w	ip, r7, r8
    c6b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    c6b8:	458c      	cmp	ip, r1
    c6ba:	d904      	bls.n	c6c6 <__udivmoddi4+0x276>
    c6bc:	1869      	adds	r1, r5, r1
    c6be:	d201      	bcs.n	c6c4 <__udivmoddi4+0x274>
    c6c0:	458c      	cmp	ip, r1
    c6c2:	d825      	bhi.n	c710 <__udivmoddi4+0x2c0>
    c6c4:	3f01      	subs	r7, #1
    c6c6:	eba1 010c 	sub.w	r1, r1, ip
    c6ca:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
    c6ce:	e71d      	b.n	c50c <__udivmoddi4+0xbc>
    c6d0:	1a84      	subs	r4, r0, r2
    c6d2:	eb61 0303 	sbc.w	r3, r1, r3
    c6d6:	2001      	movs	r0, #1
    c6d8:	4699      	mov	r9, r3
    c6da:	e759      	b.n	c590 <__udivmoddi4+0x140>
    c6dc:	3802      	subs	r0, #2
    c6de:	442c      	add	r4, r5
    c6e0:	e73c      	b.n	c55c <__udivmoddi4+0x10c>
    c6e2:	f1ac 0c02 	sub.w	ip, ip, #2
    c6e6:	442b      	add	r3, r5
    c6e8:	e726      	b.n	c538 <__udivmoddi4+0xe8>
    c6ea:	f1ac 0c02 	sub.w	ip, ip, #2
    c6ee:	442b      	add	r3, r5
    c6f0:	e6e0      	b.n	c4b4 <__udivmoddi4+0x64>
    c6f2:	3802      	subs	r0, #2
    c6f4:	442c      	add	r4, r5
    c6f6:	e6ef      	b.n	c4d8 <__udivmoddi4+0x88>
    c6f8:	4637      	mov	r7, r6
    c6fa:	e6f7      	b.n	c4ec <__udivmoddi4+0x9c>
    c6fc:	f1aa 0a02 	sub.w	sl, sl, #2
    c700:	4411      	add	r1, r2
    c702:	e775      	b.n	c5f0 <__udivmoddi4+0x1a0>
    c704:	3802      	subs	r0, #2
    c706:	442b      	add	r3, r5
    c708:	e7cb      	b.n	c6a2 <__udivmoddi4+0x252>
    c70a:	3802      	subs	r0, #2
    c70c:	4411      	add	r1, r2
    c70e:	e781      	b.n	c614 <__udivmoddi4+0x1c4>
    c710:	3f02      	subs	r7, #2
    c712:	4429      	add	r1, r5
    c714:	e7d7      	b.n	c6c6 <__udivmoddi4+0x276>
    c716:	bf00      	nop

0000c718 <__aeabi_idiv0>:
    c718:	4770      	bx	lr
    c71a:	bf00      	nop

0000c71c <__gnu_cmse_nonsecure_call>:
    c71c:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
    c720:	4627      	mov	r7, r4
    c722:	46a0      	mov	r8, r4
    c724:	46a1      	mov	r9, r4
    c726:	46a2      	mov	sl, r4
    c728:	46a3      	mov	fp, r4
    c72a:	46a4      	mov	ip, r4
    c72c:	ed2d 8b10 	vpush	{d8-d15}
    c730:	f04f 0500 	mov.w	r5, #0
    c734:	ec45 5b18 	vmov	d8, r5, r5
    c738:	ec45 5a19 	vmov	s18, s19, r5, r5
    c73c:	ec45 5a1a 	vmov	s20, s21, r5, r5
    c740:	ec45 5a1b 	vmov	s22, s23, r5, r5
    c744:	ec45 5a1c 	vmov	s24, s25, r5, r5
    c748:	ec45 5a1d 	vmov	s26, s27, r5, r5
    c74c:	ec45 5a1e 	vmov	s28, s29, r5, r5
    c750:	ec45 5a1f 	vmov	s30, s31, r5, r5
    c754:	eef1 5a10 	vmrs	r5, fpscr
    c758:	f64f 7660 	movw	r6, #65376	; 0xff60
    c75c:	f6c0 76ff 	movt	r6, #4095	; 0xfff
    c760:	4035      	ands	r5, r6
    c762:	eee1 5a10 	vmsr	fpscr, r5
    c766:	f384 8800 	msr	CPSR_f, r4
    c76a:	4625      	mov	r5, r4
    c76c:	4626      	mov	r6, r4
    c76e:	47a4      	blxns	r4
    c770:	ecbd 8b10 	vpop	{d8-d15}
    c774:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0000c778 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    c778:	680b      	ldr	r3, [r1, #0]
    c77a:	3301      	adds	r3, #1
    c77c:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    c77e:	4b01      	ldr	r3, [pc, #4]	; (c784 <char_out+0xc>)
    c780:	681b      	ldr	r3, [r3, #0]
    c782:	4718      	bx	r3
    c784:	200013d4 	.word	0x200013d4

0000c788 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
    c788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c78c:	b085      	sub	sp, #20
    c78e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    c790:	469b      	mov	fp, r3
    c792:	2c01      	cmp	r4, #1
    c794:	bfb8      	it	lt
    c796:	2401      	movlt	r4, #1
    c798:	2b01      	cmp	r3, #1
    c79a:	bf0c      	ite	eq
    c79c:	2330      	moveq	r3, #48	; 0x30
    c79e:	2320      	movne	r3, #32
    c7a0:	4616      	mov	r6, r2
    c7a2:	4682      	mov	sl, r0
    c7a4:	4688      	mov	r8, r1
    c7a6:	2501      	movs	r5, #1
    c7a8:	270a      	movs	r7, #10
    c7aa:	2200      	movs	r2, #0
    c7ac:	f8df 906c 	ldr.w	r9, [pc, #108]	; c81c <_printk_dec_ulong+0x94>
    c7b0:	9302      	str	r3, [sp, #8]
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
    c7b2:	fbb6 f3f9 	udiv	r3, r6, r9
    c7b6:	9301      	str	r3, [sp, #4]
    c7b8:	b90a      	cbnz	r2, c7be <_printk_dec_ulong+0x36>
    c7ba:	45b1      	cmp	r9, r6
    c7bc:	d81c      	bhi.n	c7f8 <_printk_dec_ulong+0x70>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
    c7be:	9b01      	ldr	r3, [sp, #4]
    c7c0:	4641      	mov	r1, r8
    c7c2:	f103 0030 	add.w	r0, r3, #48	; 0x30
    c7c6:	47d0      	blx	sl
			found_largest_digit = 1;
    c7c8:	2201      	movs	r2, #1
			digits++;
    c7ca:	3501      	adds	r5, #1
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
		remainder %= pos;
    c7cc:	9b01      	ldr	r3, [sp, #4]
		remaining--;
    c7ce:	3f01      	subs	r7, #1
		remainder %= pos;
    c7d0:	fb09 6613 	mls	r6, r9, r3, r6
		pos /= 10;
    c7d4:	230a      	movs	r3, #10
	while (pos >= 10) {
    c7d6:	2f01      	cmp	r7, #1
		pos /= 10;
    c7d8:	fbb9 f9f3 	udiv	r9, r9, r3
	while (pos >= 10) {
    c7dc:	d1e9      	bne.n	c7b2 <_printk_dec_ulong+0x2a>
	}
	out((int)(remainder + 48), ctx);
    c7de:	4641      	mov	r1, r8
    c7e0:	f106 0030 	add.w	r0, r6, #48	; 0x30
    c7e4:	47d0      	blx	sl

	if (padding == PAD_SPACE_AFTER) {
    c7e6:	f1bb 0f03 	cmp.w	fp, #3
    c7ea:	d102      	bne.n	c7f2 <_printk_dec_ulong+0x6a>
		remaining = min_width - digits;
    c7ec:	1b64      	subs	r4, r4, r5
		while (remaining-- > 0) {
    c7ee:	2c00      	cmp	r4, #0
    c7f0:	dc0e      	bgt.n	c810 <_printk_dec_ulong+0x88>
			out(' ', ctx);
		}
	}
}
    c7f2:	b005      	add	sp, #20
    c7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
    c7f8:	42bc      	cmp	r4, r7
    c7fa:	dbe7      	blt.n	c7cc <_printk_dec_ulong+0x44>
				&& padding < PAD_SPACE_AFTER) {
    c7fc:	f1bb 0f02 	cmp.w	fp, #2
    c800:	d8e4      	bhi.n	c7cc <_printk_dec_ulong+0x44>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    c802:	4641      	mov	r1, r8
    c804:	9802      	ldr	r0, [sp, #8]
    c806:	9203      	str	r2, [sp, #12]
			digits++;
    c808:	3501      	adds	r5, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    c80a:	47d0      	blx	sl
			digits++;
    c80c:	9a03      	ldr	r2, [sp, #12]
    c80e:	e7dd      	b.n	c7cc <_printk_dec_ulong+0x44>
			out(' ', ctx);
    c810:	4641      	mov	r1, r8
    c812:	2020      	movs	r0, #32
    c814:	47d0      	blx	sl
    c816:	3c01      	subs	r4, #1
    c818:	e7e9      	b.n	c7ee <_printk_dec_ulong+0x66>
    c81a:	bf00      	nop
    c81c:	3b9aca00 	.word	0x3b9aca00

0000c820 <__printk_hook_install>:
	_char_out = fn;
    c820:	4b01      	ldr	r3, [pc, #4]	; (c828 <__printk_hook_install+0x8>)
    c822:	6018      	str	r0, [r3, #0]
}
    c824:	4770      	bx	lr
    c826:	bf00      	nop
    c828:	200013d4 	.word	0x200013d4

0000c82c <vprintk>:
	struct out_context ctx = { 0 };
    c82c:	2300      	movs	r3, #0
{
    c82e:	b507      	push	{r0, r1, r2, lr}
	z_vprintk(char_out, &ctx, fmt, ap);
    c830:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    c832:	9301      	str	r3, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
    c834:	4803      	ldr	r0, [pc, #12]	; (c844 <vprintk+0x18>)
    c836:	460b      	mov	r3, r1
    c838:	a901      	add	r1, sp, #4
    c83a:	f002 ffec 	bl	f816 <z_vprintk>
}
    c83e:	b003      	add	sp, #12
    c840:	f85d fb04 	ldr.w	pc, [sp], #4
    c844:	0000c779 	.word	0x0000c779

0000c848 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
    c848:	f04f 0220 	mov.w	r2, #32
    c84c:	f3ef 8311 	mrs	r3, BASEPRI
    c850:	f382 8811 	msr	BASEPRI, r2
    c854:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    c858:	2101      	movs	r1, #1
    c85a:	4a04      	ldr	r2, [pc, #16]	; (c86c <nordicsemi_nrf91_init+0x24>)
    c85c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    c860:	f383 8811 	msr	BASEPRI, r3
    c864:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    c868:	2000      	movs	r0, #0
    c86a:	4770      	bx	lr
    c86c:	50039000 	.word	0x50039000

0000c870 <console_out>:
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    c870:	280a      	cmp	r0, #10
{
    c872:	b538      	push	{r3, r4, r5, lr}
    c874:	4604      	mov	r4, r0
    c876:	4d07      	ldr	r5, [pc, #28]	; (c894 <console_out+0x24>)
	if ('\n' == c) {
    c878:	d104      	bne.n	c884 <console_out+0x14>
    c87a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
    c87c:	6843      	ldr	r3, [r0, #4]
    c87e:	210d      	movs	r1, #13
    c880:	685b      	ldr	r3, [r3, #4]
    c882:	4798      	blx	r3
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    c884:	6828      	ldr	r0, [r5, #0]
    c886:	6843      	ldr	r3, [r0, #4]
    c888:	b2e1      	uxtb	r1, r4
    c88a:	685b      	ldr	r3, [r3, #4]
    c88c:	4798      	blx	r3

	return c;
}
    c88e:	4620      	mov	r0, r4
    c890:	bd38      	pop	{r3, r4, r5, pc}
    c892:	bf00      	nop
    c894:	20000008 	.word	0x20000008

0000c898 <uart_console_hook_install>:
 *
 * @return N/A
 */

void uart_console_hook_install(void)
{
    c898:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    c89a:	4c04      	ldr	r4, [pc, #16]	; (c8ac <uart_console_hook_install+0x14>)
    c89c:	4620      	mov	r0, r4
    c89e:	f001 f8b7 	bl	da10 <__stdout_hook_install>
	__printk_hook_install(console_out);
    c8a2:	4620      	mov	r0, r4
}
    c8a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__printk_hook_install(console_out);
    c8a8:	f7ff bfba 	b.w	c820 <__printk_hook_install>
    c8ac:	0000c871 	.word	0x0000c871

0000c8b0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
    c8b0:	b508      	push	{r3, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    c8b2:	4804      	ldr	r0, [pc, #16]	; (c8c4 <uart_console_init+0x14>)
    c8b4:	f001 faa2 	bl	ddfc <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    c8b8:	4b03      	ldr	r3, [pc, #12]	; (c8c8 <uart_console_init+0x18>)
    c8ba:	6018      	str	r0, [r3, #0]
		}
	}
	k_busy_wait(1000000);
#endif

	uart_console_hook_install();
    c8bc:	f7ff ffec 	bl	c898 <uart_console_hook_install>

	return 0;
}
    c8c0:	2000      	movs	r0, #0
    c8c2:	bd08      	pop	{r3, pc}
    c8c4:	00010843 	.word	0x00010843
    c8c8:	20000008 	.word	0x20000008

0000c8cc <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
    c8cc:	b508      	push	{r3, lr}
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    c8ce:	4b11      	ldr	r3, [pc, #68]	; (c914 <nrf_power_clock_isr+0x48>)
    c8d0:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    c8d2:	b16a      	cbz	r2, c8f0 <nrf_power_clock_isr+0x24>
    return p_reg->INTENSET & mask;
    c8d4:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    c8d8:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
    c8dc:	07d1      	lsls	r1, r2, #31
    c8de:	d507      	bpl.n	c8f0 <nrf_power_clock_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    c8e0:	2200      	movs	r2, #0
	ARG_UNUSED(arg);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct device *hfclk_dev = DEVICE_GET(clock_nrf5_m16src);
		struct nrf_clock_control *data = hfclk_dev->driver_data;
    c8e2:	480d      	ldr	r0, [pc, #52]	; (c918 <nrf_power_clock_isr+0x4c>)
    c8e4:	601a      	str	r2, [r3, #0]

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
    c8e6:	6883      	ldr	r3, [r0, #8]
    c8e8:	7a5b      	ldrb	r3, [r3, #9]
    c8ea:	b90b      	cbnz	r3, c8f0 <nrf_power_clock_isr+0x24>
			clkstarted_handle(hfclk_dev);
    c8ec:	f003 f9b7 	bl	fc5e <clkstarted_handle>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    c8f0:	4b0a      	ldr	r3, [pc, #40]	; (c91c <nrf_power_clock_isr+0x50>)
    c8f2:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    c8f4:	b162      	cbz	r2, c910 <nrf_power_clock_isr+0x44>
    return p_reg->INTENSET & mask;
    c8f6:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    c8fa:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
    c8fe:	0792      	lsls	r2, r2, #30
    c900:	d506      	bpl.n	c910 <nrf_power_clock_isr+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    c902:	2200      	movs	r2, #0

		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started(lfclk_dev);
		}
		clkstarted_handle(lfclk_dev);
    c904:	4806      	ldr	r0, [pc, #24]	; (c920 <nrf_power_clock_isr+0x54>)
    c906:	601a      	str	r2, [r3, #0]
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
    c908:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(lfclk_dev);
    c90c:	f003 b9a7 	b.w	fc5e <clkstarted_handle>
}
    c910:	bd08      	pop	{r3, pc}
    c912:	bf00      	nop
    c914:	50005100 	.word	0x50005100
    c918:	20001484 	.word	0x20001484
    c91c:	50005104 	.word	0x50005104
    c920:	20001490 	.word	0x20001490

0000c924 <rtc1_nrf_isr>:
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
    c924:	2200      	movs	r2, #0
    c926:	4b0d      	ldr	r3, [pc, #52]	; (c95c <rtc1_nrf_isr+0x38>)
    c928:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
    c92c:	f04f 0220 	mov.w	r2, #32
    c930:	f3ef 8111 	mrs	r1, BASEPRI
    c934:	f382 8811 	msr	BASEPRI, r2
    c938:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    c93c:	4a08      	ldr	r2, [pc, #32]	; (c960 <rtc1_nrf_isr+0x3c>)
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    c93e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
    c942:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    c944:	1ac0      	subs	r0, r0, r3
    c946:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    c94a:	4403      	add	r3, r0
    c94c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    c94e:	f381 8811 	msr	BASEPRI, r1
    c952:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
    c956:	f001 bfb5 	b.w	e8c4 <z_clock_announce>
    c95a:	bf00      	nop
    c95c:	50015000 	.word	0x50015000
    c960:	20000024 	.word	0x20000024

0000c964 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
    c964:	b570      	push	{r4, r5, r6, lr}
    c966:	4818      	ldr	r0, [pc, #96]	; (c9c8 <z_clock_driver_init+0x64>)
    c968:	f001 fa48 	bl	ddfc <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL "_32K");
	if (!clock) {
    c96c:	b348      	cbz	r0, c9c2 <z_clock_driver_init+0x5e>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
    c96e:	6843      	ldr	r3, [r0, #4]
    c970:	2100      	movs	r1, #0
    c972:	681b      	ldr	r3, [r3, #0]
    c974:	4798      	blx	r3
    p_reg->CC[ch] = cc_val;
    c976:	2601      	movs	r6, #1
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    c978:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
    c97a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c97e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
    c982:	4d12      	ldr	r5, [pc, #72]	; (c9cc <z_clock_driver_init+0x68>)

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
    c984:	4631      	mov	r1, r6
    c986:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
    c98a:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
    c98e:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    c992:	4b0f      	ldr	r3, [pc, #60]	; (c9d0 <z_clock_driver_init+0x6c>)
    c994:	2015      	movs	r0, #21
    c996:	601c      	str	r4, [r3, #0]
    c998:	4b0e      	ldr	r3, [pc, #56]	; (c9d4 <z_clock_driver_init+0x70>)
    c99a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    c99e:	4622      	mov	r2, r4
    c9a0:	f000 fc18 	bl	d1d4 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
    c9a4:	2015      	movs	r0, #21
    c9a6:	f000 fc05 	bl	d1b4 <arch_irq_enable>

	if (!IS_ENABLED(TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
    c9aa:	4620      	mov	r0, r4
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    c9ac:	4b0a      	ldr	r3, [pc, #40]	; (c9d8 <z_clock_driver_init+0x74>)
    c9ae:	601e      	str	r6, [r3, #0]
    c9b0:	602e      	str	r6, [r5, #0]
     return p_reg->COUNTER;
    c9b2:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504
		set_comparator(counter() + CYC_PER_TICK);
    c9b6:	4433      	add	r3, r6
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    c9b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    c9bc:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
}
    c9c0:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    c9c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    c9c6:	e7fb      	b.n	c9c0 <z_clock_driver_init+0x5c>
    c9c8:	0001084a 	.word	0x0001084a
    c9cc:	50015000 	.word	0x50015000
    c9d0:	50015140 	.word	0x50015140
    c9d4:	e000e100 	.word	0xe000e100
    c9d8:	50015008 	.word	0x50015008

0000c9dc <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
    c9dc:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    c9de:	4e21      	ldr	r6, [pc, #132]	; (ca64 <z_clock_set_timeout+0x88>)
    c9e0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    c9e4:	bf08      	it	eq
    c9e6:	4630      	moveq	r0, r6
	__asm__ volatile(
    c9e8:	f04f 0320 	mov.w	r3, #32
    c9ec:	f3ef 8411 	mrs	r4, BASEPRI
    c9f0:	f383 8811 	msr	BASEPRI, r3
    c9f4:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
    c9f8:	491b      	ldr	r1, [pc, #108]	; (ca68 <z_clock_set_timeout+0x8c>)
	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
	bool zli_fixup = IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS);

	/* Round up to next tick boundary */
	cyc = ticks * CYC_PER_TICK + 1 + counter_sub(t, last_count);
    c9fa:	4b1c      	ldr	r3, [pc, #112]	; (ca6c <z_clock_set_timeout+0x90>)
    c9fc:	f8d1 2504 	ldr.w	r2, [r1, #1284]	; 0x504
    ca00:	681d      	ldr	r5, [r3, #0]
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    ca02:	3801      	subs	r0, #1
	return (a - b) & COUNTER_MAX;
    ca04:	1b53      	subs	r3, r2, r5
    ca06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	cyc += (CYC_PER_TICK - 1);
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;
	cyc += last_count;
    ca0a:	3501      	adds	r5, #1
    ca0c:	442b      	add	r3, r5
	cyc = ticks * CYC_PER_TICK + 1 + counter_sub(t, last_count);
    ca0e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	cyc += last_count;
    ca12:	42b0      	cmp	r0, r6
    ca14:	bfd4      	ite	le
    ca16:	1818      	addle	r0, r3, r0
    ca18:	1998      	addgt	r0, r3, r6
	return (a - b) & COUNTER_MAX;
    ca1a:	1a82      	subs	r2, r0, r2
    ca1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    ca20:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
    ca24:	2a02      	cmp	r2, #2
    p_reg->CC[ch] = cc_val;
    ca26:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
    ca2a:	d904      	bls.n	ca36 <z_clock_set_timeout+0x5a>
	__asm__ volatile(
    ca2c:	f384 8811 	msr	BASEPRI, r4
    ca30:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
    ca34:	bd70      	pop	{r4, r5, r6, pc}
     return p_reg->COUNTER;
    ca36:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
		if (dt == 0 || dt > 0x7fffff) {
    ca3a:	4a0d      	ldr	r2, [pc, #52]	; (ca70 <z_clock_set_timeout+0x94>)
	return (a - b) & COUNTER_MAX;
    ca3c:	1ac3      	subs	r3, r0, r3
    ca3e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
		if (dt == 0 || dt > 0x7fffff) {
    ca42:	1e5d      	subs	r5, r3, #1
    ca44:	4295      	cmp	r5, r2
    ca46:	d905      	bls.n	ca54 <z_clock_set_timeout+0x78>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ca48:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    ca4c:	4b09      	ldr	r3, [pc, #36]	; (ca74 <z_clock_set_timeout+0x98>)
    ca4e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    ca52:	e7eb      	b.n	ca2c <z_clock_set_timeout+0x50>
		} else if (dt == 1) {
    ca54:	2b01      	cmp	r3, #1
			set_comparator(cyc + 2);
    ca56:	bf02      	ittt	eq
    ca58:	3002      	addeq	r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    ca5a:	f020 407f 	biceq.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    ca5e:	f8c1 0540 	streq.w	r0, [r1, #1344]	; 0x540
    ca62:	e7e3      	b.n	ca2c <z_clock_set_timeout+0x50>
    ca64:	00fffffe 	.word	0x00fffffe
    ca68:	50015000 	.word	0x50015000
    ca6c:	20000024 	.word	0x20000024
    ca70:	007ffffe 	.word	0x007ffffe
    ca74:	e000e100 	.word	0xe000e100

0000ca78 <z_clock_elapsed>:
	__asm__ volatile(
    ca78:	f04f 0220 	mov.w	r2, #32
    ca7c:	f3ef 8311 	mrs	r3, BASEPRI
    ca80:	f382 8811 	msr	BASEPRI, r2
    ca84:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
    ca88:	4a06      	ldr	r2, [pc, #24]	; (caa4 <z_clock_elapsed+0x2c>)
    ca8a:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    ca8e:	4a06      	ldr	r2, [pc, #24]	; (caa8 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
    ca90:	6812      	ldr	r2, [r2, #0]
    ca92:	1a80      	subs	r0, r0, r2
    ca94:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
    ca98:	f383 8811 	msr	BASEPRI, r3
    ca9c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    caa0:	4770      	bx	lr
    caa2:	bf00      	nop
    caa4:	50015000 	.word	0x50015000
    caa8:	20000024 	.word	0x20000024

0000caac <spm_config_peripheral.constprop.1>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(u8_t id, bool dma_present)
    caac:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
    caae:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    cab0:	2b00      	cmp	r3, #0
    cab2:	db0c      	blt.n	cace <spm_config_peripheral.constprop.1+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cab4:	2201      	movs	r2, #1
    cab6:	f000 011f 	and.w	r1, r0, #31
    caba:	408a      	lsls	r2, r1
    cabc:	095b      	lsrs	r3, r3, #5
    cabe:	4910      	ldr	r1, [pc, #64]	; (cb00 <spm_config_peripheral.constprop.1+0x54>)
    cac0:	3320      	adds	r3, #32
    cac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    cac6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    caca:	f3bf 8f6f 	isb	sy
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
    cace:	0083      	lsls	r3, r0, #2
    cad0:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    cad4:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    cad8:	2831      	cmp	r0, #49	; 0x31
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
    cada:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    cade:	d006      	beq.n	caee <spm_config_peripheral.constprop.1+0x42>
	return present && (usel || split);
    cae0:	2a00      	cmp	r2, #0
    cae2:	da07      	bge.n	caf4 <spm_config_peripheral.constprop.1+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    cae4:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
    cae8:	3a02      	subs	r2, #2
    caea:	2a01      	cmp	r2, #1
    caec:	d802      	bhi.n	caf4 <spm_config_peripheral.constprop.1+0x48>

	if (usel_or_split(id)) {
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    caee:	4a05      	ldr	r2, [pc, #20]	; (cb04 <spm_config_peripheral.constprop.1+0x58>)
    caf0:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, 0);
    caf4:	2100      	movs	r1, #0
    caf6:	f003 f91f 	bl	fd38 <irq_target_state_set>
	return 0;
}
    cafa:	2000      	movs	r0, #0
    cafc:	bd08      	pop	{r3, pc}
    cafe:	bf00      	nop
    cb00:	e000e100 	.word	0xe000e100
    cb04:	80000100 	.word	0x80000100

0000cb08 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
    cb08:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	u32_t *vtor_ns = (u32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    cb0a:	f44f 34c1 	mov.w	r4, #98816	; 0x18200
{
    cb0e:	b085      	sub	sp, #20
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    cb10:	4d2e      	ldr	r5, [pc, #184]	; (cbcc <spm_jump+0xc4>)
	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
    cb12:	f44f 31c1 	mov.w	r1, #98816	; 0x18200
    cb16:	482e      	ldr	r0, [pc, #184]	; (cbd0 <spm_jump+0xc8>)
    cb18:	f002 ffed 	bl	faf6 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    cb1c:	6821      	ldr	r1, [r4, #0]
    cb1e:	482d      	ldr	r0, [pc, #180]	; (cbd4 <spm_jump+0xcc>)
    cb20:	f002 ffe9 	bl	faf6 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    cb24:	6829      	ldr	r1, [r5, #0]
    cb26:	482c      	ldr	r0, [pc, #176]	; (cbd8 <spm_jump+0xd0>)
    cb28:	f002 ffe5 	bl	faf6 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    cb2c:	2210      	movs	r2, #16
    cb2e:	2100      	movs	r1, #0
    cb30:	4668      	mov	r0, sp
    cb32:	f003 f9b9 	bl	fea8 <memset>
		.vtor_ns = (u32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
    cb36:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
    cb38:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    cb3a:	9300      	str	r3, [sp, #0]
    cb3c:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
    cb3e:	f000 fef1 	bl	d924 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
    cb42:	2001      	movs	r0, #1
    cb44:	f000 ff1e 	bl	d984 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
    cb48:	2000      	movs	r0, #0
    cb4a:	f000 ff07 	bl	d95c <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
    cb4e:	2000      	movs	r0, #0
    cb50:	f000 ff2c 	bl	d9ac <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
    cb54:	2101      	movs	r1, #1
    cb56:	2000      	movs	r0, #0
    cb58:	f000 ff46 	bl	d9e8 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
    cb5c:	f000 ff3a 	bl	d9d4 <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    cb60:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    cb62:	481e      	ldr	r0, [pc, #120]	; (cbdc <spm_jump+0xd4>)
    cb64:	f002 ffc7 	bl	faf6 <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
    cb68:	2008      	movs	r0, #8
    cb6a:	f7ff ff9f 	bl	caac <spm_config_peripheral.constprop.1>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    cb6e:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
    cb72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cb76:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
    cb7a:	0864      	lsrs	r4, r4, #1
    cb7c:	0064      	lsls	r4, r4, #1
    cb7e:	4620      	mov	r0, r4
    cb80:	4621      	mov	r1, r4
    cb82:	4622      	mov	r2, r4
    cb84:	4623      	mov	r3, r4
    cb86:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    cb8a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    cb8e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    cb92:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    cb96:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    cb9a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    cb9e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    cba2:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    cba6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    cbaa:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    cbae:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    cbb2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    cbb6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    cbba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    cbbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    cbc2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    cbc6:	f7ff fda9 	bl	c71c <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    cbca:	bf00      	nop
    cbcc:	00018204 	.word	0x00018204
    cbd0:	000109ac 	.word	0x000109ac
    cbd4:	000109c3 	.word	0x000109c3
    cbd8:	000109d8 	.word	0x000109d8
    cbdc:	000109f6 	.word	0x000109f6

0000cbe0 <spm_config>:
		      (u32_t)reset_ns);
	}
}

void spm_config(void)
{
    cbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash region\t\tDomain\t\tPermissions\n");
    cbe4:	4871      	ldr	r0, [pc, #452]	; (cdac <spm_config+0x1cc>)
    cbe6:	f002 ff86 	bl	faf6 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(flash_perm); i++) {
    cbea:	2100      	movs	r1, #0
    cbec:	4e70      	ldr	r6, [pc, #448]	; (cdb0 <spm_config+0x1d0>)
		NRF_SPU->FLASHREGION[i].PERM = flash_perm[i];
    cbee:	f8df 91dc 	ldr.w	r9, [pc, #476]	; cdcc <spm_config+0x1ec>
		PRINT("%02u 0x%05x 0x%05x \t", i, 32 * KB(i), 32 * KB(i + 1));
    cbf2:	f8df 8204 	ldr.w	r8, [pc, #516]	; cdf8 <spm_config+0x218>
		PRINT("%c", flash_perm[i] & FLASH_READ  ? 'r' : '-');
    cbf6:	4d6f      	ldr	r5, [pc, #444]	; (cdb4 <spm_config+0x1d4>)
		NRF_SPU->FLASHREGION[i].PERM = flash_perm[i];
    cbf8:	f856 4b04 	ldr.w	r4, [r6], #4
    cbfc:	03ca      	lsls	r2, r1, #15
    cbfe:	f501 73c0 	add.w	r3, r1, #384	; 0x180
    cc02:	f849 4023 	str.w	r4, [r9, r3, lsl #2]
		PRINT("%02u 0x%05x 0x%05x \t", i, 32 * KB(i), 32 * KB(i + 1));
    cc06:	4640      	mov	r0, r8
    cc08:	f502 4300 	add.w	r3, r2, #32768	; 0x8000
    cc0c:	1c4f      	adds	r7, r1, #1
    cc0e:	f002 ff72 	bl	faf6 <printk>
		PRINT("%s", flash_perm[i] & FLASH_SECURE ? "Secure\t\t" :
    cc12:	4b69      	ldr	r3, [pc, #420]	; (cdb8 <spm_config+0x1d8>)
    cc14:	f014 0f10 	tst.w	r4, #16
    cc18:	4968      	ldr	r1, [pc, #416]	; (cdbc <spm_config+0x1dc>)
    cc1a:	4869      	ldr	r0, [pc, #420]	; (cdc0 <spm_config+0x1e0>)
    cc1c:	bf08      	it	eq
    cc1e:	4619      	moveq	r1, r3
    cc20:	f002 ff69 	bl	faf6 <printk>
		PRINT("%c", flash_perm[i] & FLASH_READ  ? 'r' : '-');
    cc24:	f014 0f04 	tst.w	r4, #4
    cc28:	bf14      	ite	ne
    cc2a:	2172      	movne	r1, #114	; 0x72
    cc2c:	212d      	moveq	r1, #45	; 0x2d
    cc2e:	4628      	mov	r0, r5
    cc30:	f002 ff61 	bl	faf6 <printk>
		PRINT("%c", flash_perm[i] & FLASH_WRITE ? 'w' : '-');
    cc34:	f014 0f02 	tst.w	r4, #2
    cc38:	bf14      	ite	ne
    cc3a:	2177      	movne	r1, #119	; 0x77
    cc3c:	212d      	moveq	r1, #45	; 0x2d
    cc3e:	4628      	mov	r0, r5
    cc40:	f002 ff59 	bl	faf6 <printk>
		PRINT("%c", flash_perm[i] & FLASH_EXEC  ? 'x' : '-');
    cc44:	f014 0f01 	tst.w	r4, #1
    cc48:	bf14      	ite	ne
    cc4a:	2178      	movne	r1, #120	; 0x78
    cc4c:	212d      	moveq	r1, #45	; 0x2d
    cc4e:	4628      	mov	r0, r5
    cc50:	f002 ff51 	bl	faf6 <printk>
		PRINT("%c", flash_perm[i] & FLASH_LOCK  ? 'l' : '-');
    cc54:	f414 7f80 	tst.w	r4, #256	; 0x100
    cc58:	bf14      	ite	ne
    cc5a:	216c      	movne	r1, #108	; 0x6c
    cc5c:	212d      	moveq	r1, #45	; 0x2d
    cc5e:	4628      	mov	r0, r5
    cc60:	f002 ff49 	bl	faf6 <printk>
		PRINT("\n");
    cc64:	4857      	ldr	r0, [pc, #348]	; (cdc4 <spm_config+0x1e4>)
    cc66:	f002 ff46 	bl	faf6 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(flash_perm); i++) {
    cc6a:	2f20      	cmp	r7, #32
    cc6c:	4639      	mov	r1, r7
    cc6e:	d1c3      	bne.n	cbf8 <spm_config+0x18>
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    cc70:	4b55      	ldr	r3, [pc, #340]	; (cdc8 <spm_config+0x1e8>)
	NRF_SPU->FLASHNSC[0].REGION = FLASH_NSC_REGION_FROM_ADDR(__sg_start);
    cc72:	4a56      	ldr	r2, [pc, #344]	; (cdcc <spm_config+0x1ec>)
    cc74:	f3c3 31c4 	ubfx	r1, r3, #15, #5
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    cc78:	f3c3 030e 	ubfx	r3, r3, #0, #15
    cc7c:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
	NRF_SPU->FLASHNSC[0].SIZE = FLASH_NSC_SIZE_REG(nsc_size);
    cc80:	f3c3 1343 	ubfx	r3, r3, #5, #4
	NRF_SPU->FLASHNSC[0].REGION = FLASH_NSC_REGION_FROM_ADDR(__sg_start);
    cc84:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
	NRF_SPU->FLASHNSC[0].SIZE = FLASH_NSC_SIZE_REG(nsc_size);
    cc88:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    cc8c:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
    cc90:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
    cc94:	484e      	ldr	r0, [pc, #312]	; (cdd0 <spm_config+0x1f0>)
    cc96:	0152      	lsls	r2, r2, #5
    cc98:	f002 ff2d 	bl	faf6 <printk>
	PRINT("\n");
    cc9c:	4849      	ldr	r0, [pc, #292]	; (cdc4 <spm_config+0x1e4>)
    cc9e:	f002 ff2a 	bl	faf6 <printk>
	int err = spm_secure_services_init();
    cca2:	f002 fffb 	bl	fc9c <spm_secure_services_init>
	if (err != 0) {
    cca6:	4601      	mov	r1, r0
    cca8:	b110      	cbz	r0, ccb0 <spm_config+0xd0>
		PRINT("Could not initialize secure services (err %d).\n", err);
    ccaa:	484a      	ldr	r0, [pc, #296]	; (cdd4 <spm_config+0x1f4>)
    ccac:	f002 ff23 	bl	faf6 <printk>
	PRINT("\n");
    ccb0:	4844      	ldr	r0, [pc, #272]	; (cdc4 <spm_config+0x1e4>)
    ccb2:	f002 ff20 	bl	faf6 <printk>
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    ccb6:	4848      	ldr	r0, [pc, #288]	; (cdd8 <spm_config+0x1f8>)
    ccb8:	f002 ff1d 	bl	faf6 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(sram_perm); i++) {
    ccbc:	2100      	movs	r1, #0
    ccbe:	4e47      	ldr	r6, [pc, #284]	; (cddc <spm_config+0x1fc>)
		NRF_SPU->RAMREGION[i].PERM = sram_perm[i];
    ccc0:	f8df 9108 	ldr.w	r9, [pc, #264]	; cdcc <spm_config+0x1ec>
		PRINT("%02u 0x%05x 0x%05x\t", i, 8 * KB(i), 8 * KB(i + 1));
    ccc4:	f8df 8134 	ldr.w	r8, [pc, #308]	; cdfc <spm_config+0x21c>
		PRINT("%c", sram_perm[i] & SRAM_READ  ? 'r' : '-');
    ccc8:	4d3a      	ldr	r5, [pc, #232]	; (cdb4 <spm_config+0x1d4>)
		NRF_SPU->RAMREGION[i].PERM = sram_perm[i];
    ccca:	f856 4b04 	ldr.w	r4, [r6], #4
    ccce:	034a      	lsls	r2, r1, #13
    ccd0:	f501 73e0 	add.w	r3, r1, #448	; 0x1c0
    ccd4:	f849 4023 	str.w	r4, [r9, r3, lsl #2]
		PRINT("%02u 0x%05x 0x%05x\t", i, 8 * KB(i), 8 * KB(i + 1));
    ccd8:	4640      	mov	r0, r8
    ccda:	f502 5300 	add.w	r3, r2, #8192	; 0x2000
    ccde:	1c4f      	adds	r7, r1, #1
    cce0:	f002 ff09 	bl	faf6 <printk>
		PRINT("%s", sram_perm[i] & SRAM_SECURE ? "Secure\t\t" :
    cce4:	4b34      	ldr	r3, [pc, #208]	; (cdb8 <spm_config+0x1d8>)
    cce6:	f014 0f10 	tst.w	r4, #16
    ccea:	4934      	ldr	r1, [pc, #208]	; (cdbc <spm_config+0x1dc>)
    ccec:	4834      	ldr	r0, [pc, #208]	; (cdc0 <spm_config+0x1e0>)
    ccee:	bf08      	it	eq
    ccf0:	4619      	moveq	r1, r3
    ccf2:	f002 ff00 	bl	faf6 <printk>
		PRINT("%c", sram_perm[i] & SRAM_READ  ? 'r' : '-');
    ccf6:	f014 0f04 	tst.w	r4, #4
    ccfa:	bf14      	ite	ne
    ccfc:	2172      	movne	r1, #114	; 0x72
    ccfe:	212d      	moveq	r1, #45	; 0x2d
    cd00:	4628      	mov	r0, r5
    cd02:	f002 fef8 	bl	faf6 <printk>
		PRINT("%c", sram_perm[i] & SRAM_WRITE ? 'w' : '-');
    cd06:	f014 0f02 	tst.w	r4, #2
    cd0a:	bf14      	ite	ne
    cd0c:	2177      	movne	r1, #119	; 0x77
    cd0e:	212d      	moveq	r1, #45	; 0x2d
    cd10:	4628      	mov	r0, r5
    cd12:	f002 fef0 	bl	faf6 <printk>
		PRINT("%c", sram_perm[i] & SRAM_EXEC  ? 'x' : '-');
    cd16:	f014 0f01 	tst.w	r4, #1
    cd1a:	bf14      	ite	ne
    cd1c:	2178      	movne	r1, #120	; 0x78
    cd1e:	212d      	moveq	r1, #45	; 0x2d
    cd20:	4628      	mov	r0, r5
    cd22:	f002 fee8 	bl	faf6 <printk>
		PRINT("%c", sram_perm[i] & SRAM_LOCK  ? 'l' : '-');
    cd26:	f414 7f80 	tst.w	r4, #256	; 0x100
    cd2a:	bf14      	ite	ne
    cd2c:	216c      	movne	r1, #108	; 0x6c
    cd2e:	212d      	moveq	r1, #45	; 0x2d
    cd30:	4628      	mov	r0, r5
    cd32:	f002 fee0 	bl	faf6 <printk>
		PRINT("\n");
    cd36:	4823      	ldr	r0, [pc, #140]	; (cdc4 <spm_config+0x1e4>)
    cd38:	f002 fedd 	bl	faf6 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(sram_perm); i++) {
    cd3c:	2f20      	cmp	r7, #32
    cd3e:	4639      	mov	r1, r7
    cd40:	d1c3      	bne.n	ccca <spm_config+0xea>
	PRINT("\n");
    cd42:	4820      	ldr	r0, [pc, #128]	; (cdc4 <spm_config+0x1e4>)
    cd44:	f002 fed7 	bl	faf6 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    cd48:	f64f 73ff 	movw	r3, #65535	; 0xffff
		NRF_SPU->GPIOPORT[0].PERM = 0;
    cd4c:	2400      	movs	r4, #0
	NRF_SPU->DPPI[0].PERM = mask;
    cd4e:	4d1f      	ldr	r5, [pc, #124]	; (cdcc <spm_config+0x1ec>)
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    cd50:	4823      	ldr	r0, [pc, #140]	; (cde0 <spm_config+0x200>)
	NRF_SPU->DPPI[0].PERM = mask;
    cd52:	f8c5 3480 	str.w	r3, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    cd56:	f002 fece 	bl	faf6 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    cd5a:	4f22      	ldr	r7, [pc, #136]	; (cde4 <spm_config+0x204>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    cd5c:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    cd60:	f8df 809c 	ldr.w	r8, [pc, #156]	; ce00 <spm_config+0x220>
    cd64:	4d20      	ldr	r5, [pc, #128]	; (cde8 <spm_config+0x208>)
    cd66:	f8df 909c 	ldr.w	r9, [pc, #156]	; ce04 <spm_config+0x224>
    cd6a:	796e      	ldrb	r6, [r5, #5]
    cd6c:	682a      	ldr	r2, [r5, #0]
    cd6e:	2e00      	cmp	r6, #0
    cd70:	bf14      	ite	ne
    cd72:	463b      	movne	r3, r7
    cd74:	4643      	moveq	r3, r8
    cd76:	4621      	mov	r1, r4
    cd78:	4648      	mov	r0, r9
    cd7a:	f002 febc 	bl	faf6 <printk>
		if (!periph[i].nonsecure) {
    cd7e:	b966      	cbnz	r6, cd9a <spm_config+0x1ba>
			PRINT("\tSKIP\n");
    cd80:	481a      	ldr	r0, [pc, #104]	; (cdec <spm_config+0x20c>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    cd82:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    cd84:	f002 feb7 	bl	faf6 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    cd88:	2c19      	cmp	r4, #25
    cd8a:	f105 0508 	add.w	r5, r5, #8
    cd8e:	d1ec      	bne.n	cd6a <spm_config+0x18a>
	PRINT("\n");
    cd90:	480c      	ldr	r0, [pc, #48]	; (cdc4 <spm_config+0x1e4>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    cd92:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    cd96:	f002 beae 	b.w	faf6 <printk>
		err = spm_config_peripheral(periph[i].id, false);
    cd9a:	7928      	ldrb	r0, [r5, #4]
    cd9c:	f7ff fe86 	bl	caac <spm_config_peripheral.constprop.1>
		if (err) {
    cda0:	b108      	cbz	r0, cda6 <spm_config+0x1c6>
			PRINT("\tERROR\n");
    cda2:	4813      	ldr	r0, [pc, #76]	; (cdf0 <spm_config+0x210>)
    cda4:	e7ed      	b.n	cd82 <spm_config+0x1a2>
			PRINT("\tOK\n");
    cda6:	4813      	ldr	r0, [pc, #76]	; (cdf4 <spm_config+0x214>)
    cda8:	e7eb      	b.n	cd82 <spm_config+0x1a2>
    cdaa:	bf00      	nop
    cdac:	00010888 	.word	0x00010888
    cdb0:	00010510 	.word	0x00010510
    cdb4:	000108c0 	.word	0x000108c0
    cdb8:	00010871 	.word	0x00010871
    cdbc:	00010868 	.word	0x00010868
    cdc0:	00010995 	.word	0x00010995
    cdc4:	00010bb8 	.word	0x00010bb8
    cdc8:	00017fe0 	.word	0x00017fe0
    cdcc:	50003000 	.word	0x50003000
    cdd0:	000108c3 	.word	0x000108c3
    cdd4:	00010909 	.word	0x00010909
    cdd8:	00010939 	.word	0x00010939
    cddc:	00010658 	.word	0x00010658
    cde0:	0001096f 	.word	0x0001096f
    cde4:	0001087d 	.word	0x0001087d
    cde8:	00010590 	.word	0x00010590
    cdec:	00010998 	.word	0x00010998
    cdf0:	0001099f 	.word	0x0001099f
    cdf4:	000109a7 	.word	0x000109a7
    cdf8:	000108ab 	.word	0x000108ab
    cdfc:	0001095b 	.word	0x0001095b
    ce00:	00010875 	.word	0x00010875
    ce04:	0001098b 	.word	0x0001098b

0000ce08 <__acle_se_spm_request_read>:
	size_t size;
};

__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read(void *destination, u32_t addr, size_t len)
{
    ce08:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    ce0a:	2800      	cmp	r0, #0
    ce0c:	d050      	beq.n	ceb0 <__acle_se_spm_request_read+0xa8>
    ce0e:	2a00      	cmp	r2, #0
    ce10:	d04e      	beq.n	ceb0 <__acle_se_spm_request_read+0xa8>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		u32_t start = ranges[i].start;
		u32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
    ce12:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
    ce16:	d348      	bcc.n	ceaa <__acle_se_spm_request_read+0xa2>
    ce18:	1853      	adds	r3, r2, r1
    ce1a:	f5b3 4f42 	cmp.w	r3, #49664	; 0xc200
    ce1e:	d906      	bls.n	ce2e <__acle_se_spm_request_read+0x26>
    ce20:	4c25      	ldr	r4, [pc, #148]	; (ceb8 <__acle_se_spm_request_read+0xb0>)
    ce22:	42a1      	cmp	r1, r4
    ce24:	d93b      	bls.n	ce9e <__acle_se_spm_request_read+0x96>
    ce26:	f604 241d 	addw	r4, r4, #2589	; 0xa1d
    ce2a:	42a3      	cmp	r3, r4
    ce2c:	d83a      	bhi.n	cea4 <__acle_se_spm_request_read+0x9c>
			memcpy(destination, (const void *)addr, len);
    ce2e:	f003 f811 	bl	fe54 <memcpy>
			return 0;
    ce32:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
    ce34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ce38:	4671      	mov	r1, lr
    ce3a:	4672      	mov	r2, lr
    ce3c:	4673      	mov	r3, lr
    ce3e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    ce42:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    ce46:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    ce4a:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    ce4e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    ce52:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    ce56:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    ce5a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    ce5e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    ce62:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    ce66:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    ce6a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    ce6e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    ce72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    ce76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    ce7a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    ce7e:	f38e 8c00 	msr	CPSR_fs, lr
    ce82:	b410      	push	{r4}
    ce84:	eef1 ca10 	vmrs	ip, fpscr
    ce88:	f64f 7460 	movw	r4, #65376	; 0xff60
    ce8c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    ce90:	ea0c 0c04 	and.w	ip, ip, r4
    ce94:	eee1 ca10 	vmsr	fpscr, ip
    ce98:	bc10      	pop	{r4}
    ce9a:	46f4      	mov	ip, lr
    ce9c:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
    ce9e:	4c07      	ldr	r4, [pc, #28]	; (cebc <__acle_se_spm_request_read+0xb4>)
    cea0:	42a1      	cmp	r1, r4
    cea2:	d902      	bls.n	ceaa <__acle_se_spm_request_read+0xa2>
    cea4:	4c06      	ldr	r4, [pc, #24]	; (cec0 <__acle_se_spm_request_read+0xb8>)
    cea6:	42a3      	cmp	r3, r4
    cea8:	d9c1      	bls.n	ce2e <__acle_se_spm_request_read+0x26>
	return -EPERM;
    ceaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    ceae:	e7c1      	b.n	ce34 <__acle_se_spm_request_read+0x2c>
		return -EINVAL;
    ceb0:	f06f 0015 	mvn.w	r0, #21
    ceb4:	e7be      	b.n	ce34 <__acle_se_spm_request_read+0x2c>
    ceb6:	bf00      	nop
    ceb8:	00ff0203 	.word	0x00ff0203
    cebc:	00ff012f 	.word	0x00ff012f
    cec0:	00ff0138 	.word	0x00ff0138

0000cec4 <__acle_se_spm_firmware_info>:
#endif /* CONFIG_SPM_SERVICE_RNG */

#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info(u32_t fw_address, struct fw_info *info)
{
    cec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cec8:	4686      	mov	lr, r0
    ceca:	b085      	sub	sp, #20
	const struct fw_info *tmp_info;

	if (info == NULL) {
    cecc:	460f      	mov	r7, r1
    cece:	2900      	cmp	r1, #0
    ced0:	d06d      	beq.n	cfae <__acle_se_spm_firmware_info+0xea>
/* Search for the firmware_info structure inside the firmware. */
static inline const struct fw_info *fw_info_find(u32_t firmware_address)
{
	const struct fw_info *finfo;

	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    ced2:	2500      	movs	r5, #0
		if (expected_32[i] != actual_32[i]) {
    ced4:	f645 3a01 	movw	sl, #23297	; 0x5b01
    ced8:	f8df c0dc 	ldr.w	ip, [pc, #220]	; cfb8 <__acle_se_spm_firmware_info+0xf4>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    cedc:	4e35      	ldr	r6, [pc, #212]	; (cfb4 <__acle_se_spm_firmware_info+0xf0>)
		if (expected_32[i] != actual_32[i]) {
    cede:	f8df 80dc 	ldr.w	r8, [pc, #220]	; cfbc <__acle_se_spm_firmware_info+0xf8>
    cee2:	f8df 90dc 	ldr.w	r9, [pc, #220]	; cfc0 <__acle_se_spm_firmware_info+0xfc>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    cee6:	ac01      	add	r4, sp, #4
		finfo = fw_info_check(firmware_address +
						allowed_offsets[i]);
    cee8:	f85c bb04 	ldr.w	fp, [ip], #4
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    ceec:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
    cef0:	eb0e 030b 	add.w	r3, lr, fp
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    cef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (((u32_t)expected % 4) || ((u32_t)actual % 4) || ((u32_t)len % 4)) {
    cef8:	079a      	lsls	r2, r3, #30
    cefa:	d10f      	bne.n	cf1c <__acle_se_spm_firmware_info+0x58>
		if (expected_32[i] != actual_32[i]) {
    cefc:	f85e 200b 	ldr.w	r2, [lr, fp]
    cf00:	4542      	cmp	r2, r8
    cf02:	d105      	bne.n	cf10 <__acle_se_spm_firmware_info+0x4c>
    cf04:	685a      	ldr	r2, [r3, #4]
    cf06:	454a      	cmp	r2, r9
    cf08:	d102      	bne.n	cf10 <__acle_se_spm_firmware_info+0x4c>
    cf0a:	689a      	ldr	r2, [r3, #8]
    cf0c:	4552      	cmp	r2, sl
    cf0e:	d012      	beq.n	cf36 <__acle_se_spm_firmware_info+0x72>
	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    cf10:	3501      	adds	r5, #1
    cf12:	2d03      	cmp	r5, #3
    cf14:	d1e8      	bne.n	cee8 <__acle_se_spm_firmware_info+0x24>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
    cf16:	f06f 000d 	mvn.w	r0, #13
    cf1a:	e012      	b.n	cf42 <__acle_se_spm_firmware_info+0x7e>
    cf1c:	4621      	mov	r1, r4
	if (((u32_t)expected % 4) || ((u32_t)actual % 4) || ((u32_t)len % 4)) {
    cf1e:	2200      	movs	r2, #0
		if (expected_8[i] != actual_8[i]) {
    cf20:	f811 0b01 	ldrb.w	r0, [r1], #1
    cf24:	f813 b002 	ldrb.w	fp, [r3, r2]
    cf28:	4583      	cmp	fp, r0
    cf2a:	d1f1      	bne.n	cf10 <__acle_se_spm_firmware_info+0x4c>
	for (u32_t i = 0; i < len; i++) {
    cf2c:	3201      	adds	r2, #1
    cf2e:	2a0c      	cmp	r2, #12
    cf30:	d1f6      	bne.n	cf20 <__acle_se_spm_firmware_info+0x5c>
		if (finfo) {
    cf32:	2b00      	cmp	r3, #0
    cf34:	d0ec      	beq.n	cf10 <__acle_se_spm_firmware_info+0x4c>
		memcpy(info, tmp_info, sizeof(*tmp_info));
    cf36:	2220      	movs	r2, #32
    cf38:	4619      	mov	r1, r3
    cf3a:	4638      	mov	r0, r7
    cf3c:	f002 ff8a 	bl	fe54 <memcpy>
		return 0;
    cf40:	2000      	movs	r0, #0
}
    cf42:	b005      	add	sp, #20
    cf44:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    cf48:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    cf4c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    cf50:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    cf54:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    cf58:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    cf5c:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    cf60:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    cf64:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    cf68:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    cf6c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    cf70:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    cf74:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    cf78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    cf7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    cf80:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf84:	4671      	mov	r1, lr
    cf86:	4672      	mov	r2, lr
    cf88:	4673      	mov	r3, lr
    cf8a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    cf8e:	f38e 8c00 	msr	CPSR_fs, lr
    cf92:	b410      	push	{r4}
    cf94:	eef1 ca10 	vmrs	ip, fpscr
    cf98:	f64f 7460 	movw	r4, #65376	; 0xff60
    cf9c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    cfa0:	ea0c 0c04 	and.w	ip, ip, r4
    cfa4:	eee1 ca10 	vmsr	fpscr, ip
    cfa8:	bc10      	pop	{r4}
    cfaa:	46f4      	mov	ip, lr
    cfac:	4774      	bxns	lr
		return -EINVAL;
    cfae:	f06f 0015 	mvn.w	r0, #21
    cfb2:	e7c6      	b.n	cf42 <__acle_se_spm_firmware_info+0x7e>
    cfb4:	000104b0 	.word	0x000104b0
    cfb8:	000106d8 	.word	0x000106d8
    cfbc:	281ee6de 	.word	0x281ee6de
    cfc0:	8fcebb4c 	.word	0x8fcebb4c

0000cfc4 <nrf_cc310_platform_abort_init>:

/** @brief Function to initialize the nrf_cc310_platform abort APIs.
 */
void nrf_cc310_platform_abort_init(void)
{
	nrf_cc310_platform_set_abort(&apis);
    cfc4:	4801      	ldr	r0, [pc, #4]	; (cfcc <nrf_cc310_platform_abort_init+0x8>)
    cfc6:	f001 bedd 	b.w	ed84 <nrf_cc310_platform_set_abort>
    cfca:	bf00      	nop
    cfcc:	000106e4 	.word	0x000106e4

0000cfd0 <mutex_unlock>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock(nrf_cc310_platform_mutex_t *mutex) {
    cfd0:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    cfd2:	b130      	cbz	r0, cfe2 <mutex_unlock+0x12>
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    cfd4:	6843      	ldr	r3, [r0, #4]
    cfd6:	b13b      	cbz	r3, cfe8 <mutex_unlock+0x18>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
    cfd8:	6800      	ldr	r0, [r0, #0]
		arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_mutex_unlock(mutex);
    cfda:	f001 f8fb 	bl	e1d4 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC310_PLATFORM_SUCCESS;
    cfde:	2000      	movs	r0, #0
}
    cfe0:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    cfe2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    cfe6:	e7fb      	b.n	cfe0 <mutex_unlock+0x10>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    cfe8:	4800      	ldr	r0, [pc, #0]	; (cfec <mutex_unlock+0x1c>)
    cfea:	e7f9      	b.n	cfe0 <mutex_unlock+0x10>
    cfec:	ffff8fea 	.word	0xffff8fea

0000cff0 <mutex_free>:
static void mutex_free(nrf_cc310_platform_mutex_t *mutex) {
    cff0:	b538      	push	{r3, r4, r5, lr}
    if (mutex == NULL) {
    cff2:	4604      	mov	r4, r0
    cff4:	b918      	cbnz	r0, cffe <mutex_free+0xe>
        platform_abort_apis.abort_fn(
    cff6:	4b0b      	ldr	r3, [pc, #44]	; (d024 <mutex_free+0x34>)
    cff8:	480b      	ldr	r0, [pc, #44]	; (d028 <mutex_free+0x38>)
    cffa:	685b      	ldr	r3, [r3, #4]
    cffc:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    cffe:	6865      	ldr	r5, [r4, #4]
    d000:	b155      	cbz	r5, d018 <mutex_free+0x28>
    if ((mutex->flags & NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED) == 0) {
    d002:	f015 0502 	ands.w	r5, r5, #2
    d006:	6820      	ldr	r0, [r4, #0]
    d008:	d107      	bne.n	d01a <mutex_free+0x2a>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
    d00a:	4601      	mov	r1, r0
    d00c:	4807      	ldr	r0, [pc, #28]	; (d02c <mutex_free+0x3c>)
    d00e:	f001 f841 	bl	e094 <k_mem_slab_free>
        mutex->mutex = NULL;
    d012:	6025      	str	r5, [r4, #0]
    mutex->flags = NRF_CC310_PLATFORM_MUTEX_MASK_INVALID;
    d014:	2300      	movs	r3, #0
    d016:	6063      	str	r3, [r4, #4]
}
    d018:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    d01a:	2214      	movs	r2, #20
    d01c:	2100      	movs	r1, #0
    d01e:	f002 ff43 	bl	fea8 <memset>
    d022:	e7f7      	b.n	d014 <mutex_free+0x24>
    d024:	20001428 	.word	0x20001428
    d028:	00010b14 	.word	0x00010b14
    d02c:	20000028 	.word	0x20000028

0000d030 <mutex_init>:
static void mutex_init(nrf_cc310_platform_mutex_t *mutex) {
    d030:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    d032:	4604      	mov	r4, r0
    d034:	b918      	cbnz	r0, d03e <mutex_init+0xe>
        platform_abort_apis.abort_fn(
    d036:	4b13      	ldr	r3, [pc, #76]	; (d084 <mutex_init+0x54>)
    d038:	4813      	ldr	r0, [pc, #76]	; (d088 <mutex_init+0x58>)
    d03a:	685b      	ldr	r3, [r3, #4]
    d03c:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID &&
    d03e:	6863      	ldr	r3, [r4, #4]
    d040:	b9bb      	cbnz	r3, d072 <mutex_init+0x42>
    d042:	6823      	ldr	r3, [r4, #0]
    d044:	b9ab      	cbnz	r3, d072 <mutex_init+0x42>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    d046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    d04a:	4621      	mov	r1, r4
    d04c:	480f      	ldr	r0, [pc, #60]	; (d08c <mutex_init+0x5c>)
    d04e:	f000 fff5 	bl	e03c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    d052:	b908      	cbnz	r0, d058 <mutex_init+0x28>
    d054:	6823      	ldr	r3, [r4, #0]
    d056:	b91b      	cbnz	r3, d060 <mutex_init+0x30>
            platform_abort_apis.abort_fn(
    d058:	4b0a      	ldr	r3, [pc, #40]	; (d084 <mutex_init+0x54>)
    d05a:	480d      	ldr	r0, [pc, #52]	; (d090 <mutex_init+0x60>)
    d05c:	685b      	ldr	r3, [r3, #4]
    d05e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    d060:	2214      	movs	r2, #20
    d062:	2100      	movs	r1, #0
    d064:	6820      	ldr	r0, [r4, #0]
    d066:	f002 ff1f 	bl	fea8 <memset>
        mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    d06a:	6863      	ldr	r3, [r4, #4]
    d06c:	f043 0302 	orr.w	r3, r3, #2
    d070:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    d072:	6820      	ldr	r0, [r4, #0]
	z_impl_k_mutex_init(mutex);
    d074:	f002 ffb2 	bl	ffdc <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_VALID;
    d078:	6863      	ldr	r3, [r4, #4]
    d07a:	f043 0301 	orr.w	r3, r3, #1
    d07e:	6063      	str	r3, [r4, #4]
}
    d080:	bd10      	pop	{r4, pc}
    d082:	bf00      	nop
    d084:	20001428 	.word	0x20001428
    d088:	00010b14 	.word	0x00010b14
    d08c:	20000028 	.word	0x20000028
    d090:	00010b3a 	.word	0x00010b3a

0000d094 <mutex_lock>:
static int32_t mutex_lock(nrf_cc310_platform_mutex_t *mutex) {
    d094:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    d096:	b158      	cbz	r0, d0b0 <mutex_lock+0x1c>
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    d098:	6843      	ldr	r3, [r0, #4]
    d09a:	b163      	cbz	r3, d0b6 <mutex_lock+0x22>
    p_mutex = (struct k_mutex *)mutex->mutex;
    d09c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    d09e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    d0a2:	f001 f825 	bl	e0f0 <z_impl_k_mutex_lock>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
    d0a6:	4b05      	ldr	r3, [pc, #20]	; (d0bc <mutex_lock+0x28>)
    if (ret == 0) {
    d0a8:	2800      	cmp	r0, #0
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
    d0aa:	bf18      	it	ne
    d0ac:	4618      	movne	r0, r3
}
    d0ae:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    d0b0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    d0b4:	e7fb      	b.n	d0ae <mutex_lock+0x1a>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    d0b6:	4802      	ldr	r0, [pc, #8]	; (d0c0 <mutex_lock+0x2c>)
    d0b8:	e7f9      	b.n	d0ae <mutex_lock+0x1a>
    d0ba:	bf00      	nop
    d0bc:	ffff8fe9 	.word	0xffff8fe9
    d0c0:	ffff8fea 	.word	0xffff8fea

0000d0c4 <nrf_cc310_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc310_platform mutex APIs
 */
void nrf_cc310_platform_mutex_init(void)
{
    d0c4:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    d0c6:	4906      	ldr	r1, [pc, #24]	; (d0e0 <nrf_cc310_platform_mutex_init+0x1c>)
    d0c8:	2340      	movs	r3, #64	; 0x40
    d0ca:	4806      	ldr	r0, [pc, #24]	; (d0e4 <nrf_cc310_platform_mutex_init+0x20>)
    d0cc:	2214      	movs	r2, #20
    d0ce:	f002 ff73 	bl	ffb8 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
}
    d0d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
    d0d6:	4904      	ldr	r1, [pc, #16]	; (d0e8 <nrf_cc310_platform_mutex_init+0x24>)
    d0d8:	4804      	ldr	r0, [pc, #16]	; (d0ec <nrf_cc310_platform_mutex_init+0x28>)
    d0da:	f001 be8b 	b.w	edf4 <nrf_cc310_platform_set_mutexes>
    d0de:	bf00      	nop
    d0e0:	20000044 	.word	0x20000044
    d0e4:	20000028 	.word	0x20000028
    d0e8:	000106fc 	.word	0x000106fc
    d0ec:	000106ec 	.word	0x000106ec

0000d0f0 <z_arm_exc_exit>:
    /* r0 contains the caller mode */
    push {r0, lr}
#endif

#ifdef CONFIG_PREEMPT_ENABLED
    ldr r0, =_kernel
    d0f0:	4804      	ldr	r0, [pc, #16]	; (d104 <_EXIT_EXC+0x2>)

    ldr r1, [r0, #_kernel_offset_to_current]
    d0f2:	6881      	ldr	r1, [r0, #8]

    ldr r0, [r0, #_kernel_offset_to_ready_q_cache]
    d0f4:	6a40      	ldr	r0, [r0, #36]	; 0x24
    cmp r0, r1
    d0f6:	4288      	cmp	r0, r1
    beq _EXIT_EXC
    d0f8:	d003      	beq.n	d102 <_EXIT_EXC>

#if defined(CONFIG_CPU_CORTEX_M)
    /* context switch required, pend the PendSV exception */
    ldr r1, =_SCS_ICSR
    d0fa:	4903      	ldr	r1, [pc, #12]	; (d108 <_EXIT_EXC+0x6>)
    ldr r2, =_SCS_ICSR_PENDSV
    d0fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    str r2, [r1]
    d100:	600a      	str	r2, [r1, #0]

0000d102 <_EXIT_EXC>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
    d102:	4770      	bx	lr
    ldr r0, =_kernel
    d104:	20000630 	.word	0x20000630
    ldr r1, =_SCS_ICSR
    d108:	e000ed04 	.word	0xe000ed04

0000d10c <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
    d10c:	4a09      	ldr	r2, [pc, #36]	; (d134 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    d10e:	490a      	ldr	r1, [pc, #40]	; (d138 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    d110:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    d112:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    d114:	6658      	str	r0, [r3, #100]	; 0x64
	_current->arch.swap_return_value = _k_neg_eagain;
    d116:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    d118:	4908      	ldr	r1, [pc, #32]	; (d13c <arch_swap+0x30>)
    d11a:	684b      	ldr	r3, [r1, #4]
    d11c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    d120:	604b      	str	r3, [r1, #4]
    d122:	2300      	movs	r3, #0
    d124:	f383 8811 	msr	BASEPRI, r3
    d128:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    d12c:	6893      	ldr	r3, [r2, #8]
}
    d12e:	6e98      	ldr	r0, [r3, #104]	; 0x68
    d130:	4770      	bx	lr
    d132:	bf00      	nop
    d134:	20000630 	.word	0x20000630
    d138:	00010740 	.word	0x00010740
    d13c:	e000ed00 	.word	0xe000ed00

0000d140 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    d140:	4912      	ldr	r1, [pc, #72]	; (d18c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    d142:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    d144:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
    d148:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    d14a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    d14e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    d152:	2020      	movs	r0, #32
    msr BASEPRI, r0
    d154:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    d158:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    d15c:	4f0c      	ldr	r7, [pc, #48]	; (d190 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    d15e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    d162:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    d164:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    d166:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    d168:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
    d16a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    d16c:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    d16e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
    d172:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    d174:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    d176:	f002 fe17 	bl	fda8 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    d17a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    d17e:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
    d182:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    d186:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    d18a:	4770      	bx	lr
    ldr r1, =_kernel
    d18c:	20000630 	.word	0x20000630
    ldr v4, =_SCS_ICSR
    d190:	e000ed04 	.word	0xe000ed04

0000d194 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    d194:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    d198:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    d19a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    d19e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    d1a2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    d1a4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    d1a8:	2902      	cmp	r1, #2
    beq _oops
    d1aa:	d0ff      	beq.n	d1ac <_oops>

0000d1ac <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    d1ac:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    d1ae:	f002 fdf0 	bl	fd92 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    d1b2:	bd01      	pop	{r0, pc}

0000d1b4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    d1b4:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    d1b6:	2b00      	cmp	r3, #0
    d1b8:	db08      	blt.n	d1cc <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1ba:	2201      	movs	r2, #1
    d1bc:	f000 001f 	and.w	r0, r0, #31
    d1c0:	fa02 f000 	lsl.w	r0, r2, r0
    d1c4:	4a02      	ldr	r2, [pc, #8]	; (d1d0 <arch_irq_enable+0x1c>)
    d1c6:	095b      	lsrs	r3, r3, #5
    d1c8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    d1cc:	4770      	bx	lr
    d1ce:	bf00      	nop
    d1d0:	e000e100 	.word	0xe000e100

0000d1d4 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    d1d4:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    d1d6:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
    d1d8:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1dc:	bfa8      	it	ge
    d1de:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
    d1e2:	ea4f 1141 	mov.w	r1, r1, lsl #5
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1e6:	bfb8      	it	lt
    d1e8:	4b05      	ldrlt	r3, [pc, #20]	; (d200 <z_arm_irq_priority_set+0x2c>)
    d1ea:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1ec:	bfab      	itete	ge
    d1ee:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1f2:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1f6:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d1fa:	5419      	strblt	r1, [r3, r0]
}
    d1fc:	4770      	bx	lr
    d1fe:	bf00      	nop
    d200:	e000ed14 	.word	0xe000ed14

0000d204 <arch_new_thread>:
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     size_t stackSize, k_thread_entry_t pEntry,
		     void *parameter1, void *parameter2, void *parameter3,
		     int priority, unsigned int options)
{
    d204:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d206:	461e      	mov	r6, r3
#endif
	stackEnd = pStackMem + stackSize;

	struct __esf *pInitCtx;

	z_new_thread_init(thread, pStackMem, stackSize, priority,
    d208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
{
    d20a:	4605      	mov	r5, r0
	z_new_thread_init(thread, pStackMem, stackSize, priority,
    d20c:	9300      	str	r3, [sp, #0]
    d20e:	9b09      	ldr	r3, [sp, #36]	; 0x24
	stackEnd = pStackMem + stackSize;
    d210:	188c      	adds	r4, r1, r2
	z_new_thread_init(thread, pStackMem, stackSize, priority,
    d212:	f002 ff99 	bl	10148 <z_new_thread_init>
	pInitCtx->basic.pc = (u32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
    d216:	4a0b      	ldr	r2, [pc, #44]	; (d244 <arch_new_thread+0x40>)
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
    d218:	f1a4 0320 	sub.w	r3, r4, #32
    d21c:	f023 0307 	bic.w	r3, r3, #7
	pInitCtx->basic.pc &= 0xfffffffe;
    d220:	f022 0201 	bic.w	r2, r2, #1
    d224:	619a      	str	r2, [r3, #24]
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
	pInitCtx->basic.a2 = (u32_t)parameter1;
    d226:	9a06      	ldr	r2, [sp, #24]
	pInitCtx->basic.a1 = (u32_t)pEntry;
    d228:	601e      	str	r6, [r3, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
    d22a:	605a      	str	r2, [r3, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
    d22c:	9a07      	ldr	r2, [sp, #28]
    d22e:	609a      	str	r2, [r3, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
    d230:	9a08      	ldr	r2, [sp, #32]
    d232:	60da      	str	r2, [r3, #12]
	pInitCtx->basic.xpsr =
    d234:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    d238:	61da      	str	r2, [r3, #28]
		0x01000000UL; /* clear all, thumb bit is 1, even if RO */

	thread->callee_saved.psp = (u32_t)pInitCtx;
    d23a:	64ab      	str	r3, [r5, #72]	; 0x48
#if defined(CONFIG_CPU_CORTEX_R)
	pInitCtx->basic.lr = (u32_t)pInitCtx->basic.pc;
	thread->callee_saved.spsr = A_BIT | T_BIT | MODE_SYS;
	thread->callee_saved.lr = (u32_t)pInitCtx->basic.pc;
#endif
	thread->arch.basepri = 0;
    d23c:	2300      	movs	r3, #0
    d23e:	666b      	str	r3, [r5, #100]	; 0x64

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    d240:	b002      	add	sp, #8
    d242:	bd70      	pop	{r4, r5, r6, pc}
    d244:	0000f7e3 	.word	0x0000f7e3

0000d248 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
    d248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d24a:	461e      	mov	r6, r3
    d24c:	4605      	mov	r5, r0
    d24e:	460c      	mov	r4, r1
    d250:	4617      	mov	r7, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    d252:	2300      	movs	r3, #0
    d254:	eee1 3a10 	vmsr	fpscr, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    d258:	f000 f9c4 	bl	d5e4 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);

	_current = main_thread;
    d25c:	4b0a      	ldr	r3, [pc, #40]	; (d288 <arch_switch_to_main_thread+0x40>)
	start_of_main_stack =
    d25e:	443c      	add	r4, r7
#ifdef CONFIG_ARM_MPU
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    d260:	4628      	mov	r0, r5
	_current = main_thread;
    d262:	609d      	str	r5, [r3, #8]
	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);
    d264:	f024 0407 	bic.w	r4, r4, #7
	z_arm_configure_dynamic_mpu_regions(main_thread);
    d268:	f002 fd9e 	bl	fda8 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    d26c:	4630      	mov	r0, r6
    d26e:	f384 8809 	msr	PSP, r4
    d272:	2100      	movs	r1, #0
    d274:	b663      	cpsie	if
    d276:	f381 8811 	msr	BASEPRI, r1
    d27a:	f3bf 8f6f 	isb	sy
    d27e:	2200      	movs	r2, #0
    d280:	2300      	movs	r3, #0
    d282:	f002 faae 	bl	f7e2 <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    d286:	bf00      	nop
    d288:	20000630 	.word	0x20000630

0000d28c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
    d28c:	4901      	ldr	r1, [pc, #4]	; (d294 <z_arm_cpu_idle_init+0x8>)
	movs.n r2, #_SCR_INIT_BITS
    d28e:	2210      	movs	r2, #16
	str r2, [r1]
    d290:	600a      	str	r2, [r1, #0]
#endif
	bx lr
    d292:	4770      	bx	lr
	ldr r1, =_SCB_SCR
    d294:	e000ed10 	.word	0xe000ed10

0000d298 <arch_cpu_idle>:
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) \
	|| defined(CONFIG_ARMV7_R)
	cpsie i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* clear BASEPRI so wfi is awakened by incoming interrupts */
	eors.n r0, r0
    d298:	4040      	eors	r0, r0
	msr BASEPRI, r0
    d29a:	f380 8811 	msr	BASEPRI, r0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	wfi
    d29e:	bf30      	wfi

	bx lr
    d2a0:	4770      	bx	lr
    d2a2:	bf00      	nop

0000d2a4 <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
    d2a4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    d2a8:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
    d2ac:	4672      	mov	r2, lr

	push {r0, lr}
    d2ae:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
    d2b0:	f000 f8d2 	bl	d458 <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
    d2b4:	bd01      	pop	{r0, pc}
    d2b6:	bf00      	nop

0000d2b8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    d2b8:	bf30      	wfi
    b z_SysNmiOnReset
    d2ba:	f7ff bffd 	b.w	d2b8 <z_SysNmiOnReset>
    d2be:	bf00      	nop

0000d2c0 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    d2c0:	4a11      	ldr	r2, [pc, #68]	; (d308 <z_arm_prep_c+0x48>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    d2c2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    d2c4:	4b11      	ldr	r3, [pc, #68]	; (d30c <z_arm_prep_c+0x4c>)
    d2c6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    d2ca:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    d2cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d2d0:	f3bf 8f6f 	isb	sy
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    d2d4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    d2d8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    d2dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    d2e0:	4a0b      	ldr	r2, [pc, #44]	; (d310 <z_arm_prep_c+0x50>)
    d2e2:	6853      	ldr	r3, [r2, #4]
    d2e4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    d2e8:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    d2ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d2ee:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    d2f2:	2300      	movs	r3, #0
    d2f4:	eee1 3a10 	vmsr	fpscr, r3
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    d2f8:	f000 fdc0 	bl	de7c <z_bss_zero>
	z_data_copy();
    d2fc:	f000 fdc8 	bl	de90 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
    d300:	f000 f93e 	bl	d580 <z_arm_int_lib_init>
	z_cstart();
    d304:	f000 fdf6 	bl	def4 <z_cstart>
    d308:	0000c200 	.word	0x0000c200
    d30c:	e000ed00 	.word	0xe000ed00
    d310:	e000ef30 	.word	0xe000ef30

0000d314 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    d314:	b501      	push	{r0, lr}
	 * device for the next timer deadline is not interrupted.  For
	 * non-tickless idle, this ensures that the clearing of the kernel idle
	 * state is not interrupted.  In each case, z_sys_power_save_idle_exit
	 * is called with interrupts disabled.
	 */
	cpsid i  /* PRIMASK = 1 */
    d316:	b672      	cpsid	i

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    d318:	4a0b      	ldr	r2, [pc, #44]	; (d348 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    d31a:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    d31c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    d31e:	bf1e      	ittt	ne
	movne	r1, #0
    d320:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    d322:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    d324:	f002 fe46 	blne	ffb4 <z_sys_power_save_idle_exit>
_idle_state_cleared:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    d328:	b662      	cpsie	i
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    d32a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    d32e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    d332:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    d336:	4905      	ldr	r1, [pc, #20]	; (d34c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    d338:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    d33a:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    d33c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    d33e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    d342:	4903      	ldr	r1, [pc, #12]	; (d350 <_isr_wrapper+0x3c>)
	bx r1
    d344:	4708      	bx	r1
    d346:	0000      	.short	0x0000
	ldr r2, =_kernel
    d348:	20000630 	.word	0x20000630
	ldr r1, =_sw_isr_table
    d34c:	00010230 	.word	0x00010230
	ldr r1, =z_arm_int_exit
    d350:	0000d0f1 	.word	0x0000d0f1

0000d354 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    d354:	f002 fbdd 	bl	fb12 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    d358:	2020      	movs	r0, #32
    msr BASEPRI, r0
    d35a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
    d35e:	4808      	ldr	r0, [pc, #32]	; (d380 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    d360:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    d364:	1840      	adds	r0, r0, r1
    msr PSP, r0
    d366:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    d36a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    d36e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    d370:	4308      	orrs	r0, r1
    msr CONTROL, r0
    d372:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    d376:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    d37a:	f7ff ffa1 	bl	d2c0 <z_arm_prep_c>
    d37e:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
    d380:	20000bd0 	.word	0x20000bd0

0000d384 <mem_manage_fault.isra.2>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    d384:	4b0c      	ldr	r3, [pc, #48]	; (d3b8 <mem_manage_fault.isra.2+0x34>)
    d386:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    d388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    d38a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d38c:	0792      	lsls	r2, r2, #30
    d38e:	d508      	bpl.n	d3a2 <mem_manage_fault.isra.2+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    d390:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    d392:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d394:	0612      	lsls	r2, r2, #24
    d396:	d504      	bpl.n	d3a2 <mem_manage_fault.isra.2+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    d398:	b118      	cbz	r0, d3a2 <mem_manage_fault.isra.2+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    d39a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d39c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    d3a0:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    d3a2:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    d3a4:	4b04      	ldr	r3, [pc, #16]	; (d3b8 <mem_manage_fault.isra.2+0x34>)
    d3a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    d3a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    d3aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    d3ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3ae:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    d3b2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    d3b4:	7008      	strb	r0, [r1, #0]

	return reason;
}
    d3b6:	4770      	bx	lr
    d3b8:	e000ed00 	.word	0xe000ed00

0000d3bc <bus_fault.isra.3>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    d3bc:	4b0d      	ldr	r3, [pc, #52]	; (d3f4 <bus_fault.isra.3+0x38>)
    d3be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    d3c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    d3c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3c4:	0592      	lsls	r2, r2, #22
    d3c6:	d508      	bpl.n	d3da <bus_fault.isra.3+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    d3c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    d3ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3cc:	0412      	lsls	r2, r2, #16
    d3ce:	d504      	bpl.n	d3da <bus_fault.isra.3+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    d3d0:	b118      	cbz	r0, d3da <bus_fault.isra.3+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    d3d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    d3d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    d3da:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    d3dc:	4b05      	ldr	r3, [pc, #20]	; (d3f4 <bus_fault.isra.3+0x38>)
    d3de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    d3e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3e2:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    d3e4:	bf58      	it	pl
    d3e6:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    d3e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d3ea:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    d3ee:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    d3f0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    d3f2:	4770      	bx	lr
    d3f4:	e000ed00 	.word	0xe000ed00

0000d3f8 <usage_fault.isra.4>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    d3f8:	4b07      	ldr	r3, [pc, #28]	; (d418 <usage_fault.isra.4+0x20>)

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;

	return reason;
}
    d3fa:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    d3fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    d3fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    d400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    d402:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    d404:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    d406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    d408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    d40a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    d40c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    d410:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    d414:	629a      	str	r2, [r3, #40]	; 0x28
}
    d416:	4770      	bx	lr
    d418:	e000ed00 	.word	0xe000ed00

0000d41c <secure_fault.isra.5>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    d41c:	4b0d      	ldr	r3, [pc, #52]	; (d454 <secure_fault.isra.5+0x38>)
    d41e:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    d420:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    d422:	695a      	ldr	r2, [r3, #20]
    d424:	07d0      	lsls	r0, r2, #31
    d426:	d40f      	bmi.n	d448 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    d428:	695a      	ldr	r2, [r3, #20]
    d42a:	0791      	lsls	r1, r2, #30
    d42c:	d40c      	bmi.n	d448 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    d42e:	695a      	ldr	r2, [r3, #20]
    d430:	0752      	lsls	r2, r2, #29
    d432:	d409      	bmi.n	d448 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    d434:	695a      	ldr	r2, [r3, #20]
    d436:	0710      	lsls	r0, r2, #28
    d438:	d406      	bmi.n	d448 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    d43a:	695a      	ldr	r2, [r3, #20]
    d43c:	06d1      	lsls	r1, r2, #27
    d43e:	d403      	bmi.n	d448 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    d440:	695a      	ldr	r2, [r3, #20]
    d442:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    d444:	bf58      	it	pl
    d446:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    d448:	695a      	ldr	r2, [r3, #20]
    d44a:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    d44e:	615a      	str	r2, [r3, #20]
}
    d450:	4770      	bx	lr
    d452:	bf00      	nop
    d454:	e000edd0 	.word	0xe000edd0

0000d458 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    d458:	b5f0      	push	{r4, r5, r6, r7, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    d45a:	4b41      	ldr	r3, [pc, #260]	; (d560 <z_arm_fault+0x108>)
{
    d45c:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    d45e:	685b      	ldr	r3, [r3, #4]
    d460:	2500      	movs	r5, #0
    d462:	f3c3 0308 	ubfx	r3, r3, #0, #9
    d466:	f385 8811 	msr	BASEPRI, r5
    d46a:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    d46e:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    d472:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    d476:	d11e      	bne.n	d4b6 <z_arm_fault+0x5e>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    d478:	f012 0401 	ands.w	r4, r2, #1
    d47c:	d01a      	beq.n	d4b4 <z_arm_fault+0x5c>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    d47e:	0656      	lsls	r6, r2, #25
    d480:	f002 0408 	and.w	r4, r2, #8
    d484:	d467      	bmi.n	d556 <z_arm_fault+0xfe>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    d486:	f082 0204 	eor.w	r2, r2, #4
    d48a:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    d48e:	b164      	cbz	r4, d4aa <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    d490:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    d494:	2200      	movs	r2, #0
	switch (fault) {
    d496:	3b03      	subs	r3, #3
	*recoverable = false;
    d498:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    d49c:	2b04      	cmp	r3, #4
    d49e:	d84b      	bhi.n	d538 <z_arm_fault+0xe0>
    d4a0:	e8df f003 	tbb	[pc, r3]
    d4a4:	41504c0b 	.word	0x41504c0b
    d4a8:	48          	.byte	0x48
    d4a9:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    d4aa:	f3ef 8688 	mrs	r6, MSP_NS
  return(result);
    d4ae:	e7f1      	b.n	d494 <z_arm_fault+0x3c>
			ptr_esf =  (z_arch_esf_t *)psp;
    d4b0:	460e      	mov	r6, r1
    d4b2:	e7ef      	b.n	d494 <z_arm_fault+0x3c>
	*nested_exc = false;
    d4b4:	4625      	mov	r5, r4
		return NULL;
    d4b6:	462e      	mov	r6, r5
    d4b8:	e7ec      	b.n	d494 <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    d4ba:	4b29      	ldr	r3, [pc, #164]	; (d560 <z_arm_fault+0x108>)
    d4bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    d4be:	0792      	lsls	r2, r2, #30
    d4c0:	d43a      	bmi.n	d538 <z_arm_fault+0xe0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    d4c2:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    d4c4:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    d4c8:	d008      	beq.n	d4dc <z_arm_fault+0x84>
		if (SCB_MMFSR != 0) {
    d4ca:	3328      	adds	r3, #40	; 0x28
    d4cc:	781b      	ldrb	r3, [r3, #0]
    d4ce:	b1eb      	cbz	r3, d50c <z_arm_fault+0xb4>
			reason = mem_manage_fault(esf, 1, recoverable);
    d4d0:	2001      	movs	r0, #1
    d4d2:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    d4d6:	f7ff ff55 	bl	d384 <mem_manage_fault.isra.2>
    d4da:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    d4dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d4e0:	b993      	cbnz	r3, d508 <z_arm_fault+0xb0>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    d4e2:	2220      	movs	r2, #32
    d4e4:	4631      	mov	r1, r6
    d4e6:	a802      	add	r0, sp, #8
    d4e8:	f002 fcb4 	bl	fe54 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    d4ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d4ee:	b36d      	cbz	r5, d54c <z_arm_fault+0xf4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    d4f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    d4f4:	b922      	cbnz	r2, d500 <z_arm_fault+0xa8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    d4f6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    d4fa:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    d4fe:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    d500:	a902      	add	r1, sp, #8
    d502:	4620      	mov	r0, r4
    d504:	f002 fc43 	bl	fd8e <z_arm_fatal_error>
}
    d508:	b00b      	add	sp, #44	; 0x2c
    d50a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    d50c:	4b15      	ldr	r3, [pc, #84]	; (d564 <z_arm_fault+0x10c>)
    d50e:	781b      	ldrb	r3, [r3, #0]
    d510:	b12b      	cbz	r3, d51e <z_arm_fault+0xc6>
			reason = bus_fault(esf, 1, recoverable);
    d512:	2001      	movs	r0, #1
    d514:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    d518:	f7ff ff50 	bl	d3bc <bus_fault.isra.3>
    d51c:	e7dd      	b.n	d4da <z_arm_fault+0x82>
		} else if (SCB_UFSR != 0) {
    d51e:	4b12      	ldr	r3, [pc, #72]	; (d568 <z_arm_fault+0x110>)
    d520:	881f      	ldrh	r7, [r3, #0]
    d522:	b2bf      	uxth	r7, r7
    d524:	b117      	cbz	r7, d52c <z_arm_fault+0xd4>
		reason = usage_fault(esf);
    d526:	f7ff ff67 	bl	d3f8 <usage_fault.isra.4>
    d52a:	e7d6      	b.n	d4da <z_arm_fault+0x82>
		} else if (SAU->SFSR != 0) {
    d52c:	4b0f      	ldr	r3, [pc, #60]	; (d56c <z_arm_fault+0x114>)
    d52e:	695c      	ldr	r4, [r3, #20]
    d530:	2c00      	cmp	r4, #0
    d532:	d0d3      	beq.n	d4dc <z_arm_fault+0x84>
		secure_fault(esf);
    d534:	f7ff ff72 	bl	d41c <secure_fault.isra.5>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    d538:	2400      	movs	r4, #0
    d53a:	e7cf      	b.n	d4dc <z_arm_fault+0x84>
		reason = mem_manage_fault(esf, 0, recoverable);
    d53c:	f10d 0107 	add.w	r1, sp, #7
    d540:	2000      	movs	r0, #0
    d542:	e7c8      	b.n	d4d6 <z_arm_fault+0x7e>
		reason = bus_fault(esf, 0, recoverable);
    d544:	f10d 0107 	add.w	r1, sp, #7
    d548:	2000      	movs	r0, #0
    d54a:	e7e5      	b.n	d518 <z_arm_fault+0xc0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    d54c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    d550:	f023 0301 	bic.w	r3, r3, #1
    d554:	e7d3      	b.n	d4fe <z_arm_fault+0xa6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    d556:	2c00      	cmp	r4, #0
    d558:	d1aa      	bne.n	d4b0 <z_arm_fault+0x58>
			ptr_esf = (z_arch_esf_t *)msp;
    d55a:	4606      	mov	r6, r0
			*nested_exc = true;
    d55c:	2501      	movs	r5, #1
    d55e:	e799      	b.n	d494 <z_arm_fault+0x3c>
    d560:	e000ed00 	.word	0xe000ed00
    d564:	e000ed29 	.word	0xe000ed29
    d568:	e000ed2a 	.word	0xe000ed2a
    d56c:	e000edd0 	.word	0xe000edd0

0000d570 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    d570:	4a02      	ldr	r2, [pc, #8]	; (d57c <z_arm_fault_init+0xc>)
    d572:	6953      	ldr	r3, [r2, #20]
    d574:	f043 0310 	orr.w	r3, r3, #16
    d578:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    d57a:	4770      	bx	lr
    d57c:	e000ed00 	.word	0xe000ed00

0000d580 <z_arm_int_lib_init>:
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
    d580:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    d582:	2120      	movs	r1, #32
    d584:	4803      	ldr	r0, [pc, #12]	; (d594 <z_arm_int_lib_init+0x14>)
    d586:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    d588:	3301      	adds	r3, #1
    d58a:	2b41      	cmp	r3, #65	; 0x41
    d58c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    d590:	d1f9      	bne.n	d586 <z_arm_int_lib_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    d592:	4770      	bx	lr
    d594:	e000e100 	.word	0xe000e100

0000d598 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    d598:	b538      	push	{r3, r4, r5, lr}
    d59a:	4605      	mov	r5, r0
	__asm__ volatile(
    d59c:	f04f 0320 	mov.w	r3, #32
    d5a0:	f3ef 8411 	mrs	r4, BASEPRI
    d5a4:	f383 8811 	msr	BASEPRI, r3
    d5a8:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    d5ac:	f002 fddb 	bl	10166 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    d5b0:	4b0a      	ldr	r3, [pc, #40]	; (d5dc <z_impl_k_thread_abort+0x44>)
    d5b2:	689b      	ldr	r3, [r3, #8]
    d5b4:	42ab      	cmp	r3, r5
    d5b6:	d10b      	bne.n	d5d0 <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    d5b8:	4b09      	ldr	r3, [pc, #36]	; (d5e0 <z_impl_k_thread_abort+0x48>)
    d5ba:	685a      	ldr	r2, [r3, #4]
    d5bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
    d5c0:	b912      	cbnz	r2, d5c8 <z_impl_k_thread_abort+0x30>
	z_check_stack_sentinel();

#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    d5c2:	4620      	mov	r0, r4
    d5c4:	f7ff fda2 	bl	d10c <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    d5c8:	685a      	ldr	r2, [r3, #4]
    d5ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    d5ce:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    d5d0:	4620      	mov	r0, r4
}
    d5d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    d5d6:	f002 bd34 	b.w	10042 <z_reschedule_irqlock>
    d5da:	bf00      	nop
    d5dc:	20000630 	.word	0x20000630
    d5e0:	e000ed00 	.word	0xe000ed00

0000d5e4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    d5e4:	b510      	push	{r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    d5e6:	4b0e      	ldr	r3, [pc, #56]	; (d620 <z_arm_configure_static_mpu_regions+0x3c>)
{
    d5e8:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    d5ea:	9302      	str	r3, [sp, #8]
    d5ec:	4b0d      	ldr	r3, [pc, #52]	; (d624 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    d5ee:	4c0e      	ldr	r4, [pc, #56]	; (d628 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    d5f0:	9303      	str	r3, [sp, #12]
    d5f2:	4b0e      	ldr	r3, [pc, #56]	; (d62c <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    d5f4:	4a0e      	ldr	r2, [pc, #56]	; (d630 <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    d5f6:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    d5f8:	ab02      	add	r3, sp, #8
    d5fa:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    d5fc:	a801      	add	r0, sp, #4
    d5fe:	4623      	mov	r3, r4
    d600:	2101      	movs	r1, #1
    d602:	f000 f869 	bl	d6d8 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    d606:	2300      	movs	r3, #0
    d608:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    d60a:	4b0a      	ldr	r3, [pc, #40]	; (d634 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    d60c:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    d60e:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    d610:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    d612:	9305      	str	r3, [sp, #20]
    d614:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    d616:	f000 f901 	bl	d81c <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    d61a:	b008      	add	sp, #32
    d61c:	bd10      	pop	{r4, pc}
    d61e:	bf00      	nop
    d620:	20000000 	.word	0x20000000
    d624:	00000000 	.word	0x00000000
    d628:	20010000 	.word	0x20010000
    d62c:	00010006 	.word	0x00010006
    d630:	20000000 	.word	0x20000000
    d634:	20000000 	.word	0x20000000

0000d638 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    d638:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    d63a:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    d63c:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    d63e:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    d642:	f004 031f 	and.w	r3, r4, #31
    d646:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    d648:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    d64a:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    d64c:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    d650:	4904      	ldr	r1, [pc, #16]	; (d664 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    d652:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    d656:	f043 0301 	orr.w	r3, r3, #1
    d65a:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    d65c:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    d65e:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    d660:	bd10      	pop	{r4, pc}
    d662:	bf00      	nop
    d664:	e000ed90 	.word	0xe000ed90

0000d668 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    d668:	2205      	movs	r2, #5
    d66a:	4b03      	ldr	r3, [pc, #12]	; (d678 <arm_core_mpu_enable+0x10>)
    d66c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    d66e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d672:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    d676:	4770      	bx	lr
    d678:	e000ed90 	.word	0xe000ed90

0000d67c <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    d67c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    d680:	2200      	movs	r2, #0
    d682:	4b01      	ldr	r3, [pc, #4]	; (d688 <arm_core_mpu_disable+0xc>)
    d684:	605a      	str	r2, [r3, #4]
}
    d686:	4770      	bx	lr
    d688:	e000ed90 	.word	0xe000ed90

0000d68c <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    d68c:	b570      	push	{r4, r5, r6, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    d68e:	4d0e      	ldr	r5, [pc, #56]	; (d6c8 <arm_mpu_init+0x3c>)
    d690:	682e      	ldr	r6, [r5, #0]
    d692:	2e10      	cmp	r6, #16
    d694:	d815      	bhi.n	d6c2 <arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    d696:	2400      	movs	r4, #0
	arm_core_mpu_disable();
    d698:	f7ff fff0 	bl	d67c <arm_core_mpu_disable>
	MPU->MAIR0 =
    d69c:	4b0b      	ldr	r3, [pc, #44]	; (d6cc <arm_mpu_init+0x40>)
    d69e:	4a0c      	ldr	r2, [pc, #48]	; (d6d0 <arm_mpu_init+0x44>)
    d6a0:	631a      	str	r2, [r3, #48]	; 0x30
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    d6a2:	42a6      	cmp	r6, r4
    d6a4:	d105      	bne.n	d6b2 <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    d6a6:	4b0b      	ldr	r3, [pc, #44]	; (d6d4 <arm_mpu_init+0x48>)
    d6a8:	701e      	strb	r6, [r3, #0]


	arm_core_mpu_enable();
    d6aa:	f7ff ffdd 	bl	d668 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    d6ae:	2000      	movs	r0, #0
}
    d6b0:	bd70      	pop	{r4, r5, r6, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    d6b2:	6869      	ldr	r1, [r5, #4]
    d6b4:	4620      	mov	r0, r4
    d6b6:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    d6ba:	f7ff ffbd 	bl	d638 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    d6be:	3401      	adds	r4, #1
    d6c0:	e7ef      	b.n	d6a2 <arm_mpu_init+0x16>
		return -1;
    d6c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d6c6:	e7f3      	b.n	d6b0 <arm_mpu_init+0x24>
    d6c8:	000104bc 	.word	0x000104bc
    d6cc:	e000ed90 	.word	0xe000ed90
    d6d0:	0044ffaa 	.word	0x0044ffaa
    d6d4:	2000068c 	.word	0x2000068c

0000d6d8 <arm_core_mpu_configure_static_mpu_regions>:
{
    d6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d6dc:	468a      	mov	sl, r1
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    d6de:	f04f 0900 	mov.w	r9, #0
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    d6e2:	4f4c      	ldr	r7, [pc, #304]	; (d814 <arm_core_mpu_configure_static_mpu_regions+0x13c>)
    d6e4:	b087      	sub	sp, #28
	int reg_index = start_reg_index;
    d6e6:	783c      	ldrb	r4, [r7, #0]
	MPU->RNR = index;
    d6e8:	4d4b      	ldr	r5, [pc, #300]	; (d818 <arm_core_mpu_configure_static_mpu_regions+0x140>)
    d6ea:	f1a0 0804 	sub.w	r8, r0, #4
    d6ee:	9701      	str	r7, [sp, #4]
	for (i = 0; i < regions_num; i++) {
    d6f0:	45d1      	cmp	r9, sl
    d6f2:	da07      	bge.n	d704 <arm_core_mpu_configure_static_mpu_regions+0x2c>
		if (regions[i]->size == 0U) {
    d6f4:	f858 3f04 	ldr.w	r3, [r8, #4]!
    d6f8:	685e      	ldr	r6, [r3, #4]
    d6fa:	b3b6      	cbz	r6, d76a <arm_core_mpu_configure_static_mpu_regions+0x92>
		&&
    d6fc:	2e1f      	cmp	r6, #31
    d6fe:	d806      	bhi.n	d70e <arm_core_mpu_configure_static_mpu_regions+0x36>
				return reg_index;
    d700:	f06f 0415 	mvn.w	r4, #21
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    d704:	9b01      	ldr	r3, [sp, #4]
    d706:	701c      	strb	r4, [r3, #0]
}
    d708:	b007      	add	sp, #28
    d70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    d70e:	06f2      	lsls	r2, r6, #27
    d710:	d1f6      	bne.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
		((part->start &
    d712:	f8d3 b000 	ldr.w	fp, [r3]
		&&
    d716:	f01b 0f1f 	tst.w	fp, #31
    d71a:	d1f1      	bne.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    d71c:	4658      	mov	r0, fp
    d71e:	f002 fb6d 	bl	fdfc <arm_cmse_mpu_region_get>
    d722:	4607      	mov	r7, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    d724:	eb06 000b 	add.w	r0, r6, fp
    d728:	3801      	subs	r0, #1
    d72a:	f002 fb67 	bl	fdfc <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    d72e:	4287      	cmp	r7, r0
    d730:	d1e6      	bne.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
		if ((u_reg_index == -EINVAL) ||
    d732:	f117 0f16 	cmn.w	r7, #22
    d736:	d0e3      	beq.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
			(u_reg_index > (reg_index - 1))) {
    d738:	1e62      	subs	r2, r4, #1
		if ((u_reg_index == -EINVAL) ||
    d73a:	42ba      	cmp	r2, r7
    d73c:	dbe0      	blt.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
	MPU->RNR = index;
    d73e:	60af      	str	r7, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    d740:	68eb      	ldr	r3, [r5, #12]
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    d742:	f8d8 1000 	ldr.w	r1, [r8]
	MPU->RNR = index;
    d746:	60af      	str	r7, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    d748:	692e      	ldr	r6, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    d74a:	f023 0c1f 	bic.w	ip, r3, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    d74e:	e9d1 2000 	ldrd	r2, r0, [r1]
    d752:	4410      	add	r0, r2
		if ((regions[i]->start == u_reg_base) &&
    d754:	4594      	cmp	ip, r2
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    d756:	f046 061f 	orr.w	r6, r6, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    d75a:	f100 3bff 	add.w	fp, r0, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    d75e:	d117      	bne.n	d790 <arm_core_mpu_configure_static_mpu_regions+0xb8>
    d760:	455e      	cmp	r6, fp
    d762:	d105      	bne.n	d770 <arm_core_mpu_configure_static_mpu_regions+0x98>
			mpu_configure_region(u_reg_index, regions[i]);
    d764:	b2f8      	uxtb	r0, r7
    d766:	f002 fb27 	bl	fdb8 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    d76a:	f109 0901 	add.w	r9, r9, #1
    d76e:	e7bf      	b.n	d6f0 <arm_core_mpu_configure_static_mpu_regions+0x18>
	MPU->RNR = index;
    d770:	60af      	str	r7, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    d772:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    d774:	f020 001f 	bic.w	r0, r0, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    d778:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    d77c:	4318      	orrs	r0, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    d77e:	60e8      	str	r0, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    d780:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    d782:	f002 fb19 	bl	fdb8 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    d786:	f110 0f16 	cmn.w	r0, #22
    d78a:	d0b9      	beq.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
			reg_index++;
    d78c:	1c44      	adds	r4, r0, #1
    d78e:	e7ec      	b.n	d76a <arm_core_mpu_configure_static_mpu_regions+0x92>
		} else if (reg_last == u_reg_last) {
    d790:	3a01      	subs	r2, #1
    d792:	455e      	cmp	r6, fp
    d794:	b2e0      	uxtb	r0, r4
    d796:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = index;
    d79a:	60af      	str	r7, [r5, #8]
		} else if (reg_last == u_reg_last) {
    d79c:	d105      	bne.n	d7aa <arm_core_mpu_configure_static_mpu_regions+0xd2>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    d79e:	692b      	ldr	r3, [r5, #16]
    d7a0:	f003 031f 	and.w	r3, r3, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    d7a4:	431a      	orrs	r2, r3
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    d7a6:	612a      	str	r2, [r5, #16]
    d7a8:	e7eb      	b.n	d782 <arm_core_mpu_configure_static_mpu_regions+0xaa>
    d7aa:	692c      	ldr	r4, [r5, #16]
    d7ac:	f004 0c1f 	and.w	ip, r4, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    d7b0:	ea4c 0202 	orr.w	r2, ip, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    d7b4:	612a      	str	r2, [r5, #16]
				mpu_configure_region(reg_index, regions[i]);
    d7b6:	f002 faff 	bl	fdb8 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    d7ba:	f110 0f16 	cmn.w	r0, #22
    d7be:	d09f      	beq.n	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
	MPU->RNR = index;
    d7c0:	60af      	str	r7, [r5, #8]
	attr->rbar = MPU->RBAR &
    d7c2:	68ea      	ldr	r2, [r5, #12]
    d7c4:	f89d 3010 	ldrb.w	r3, [sp, #16]
			REGION_LIMIT_ADDR((regions[i]->start +
    d7c8:	3e01      	subs	r6, #1
	attr->rbar = MPU->RBAR &
    d7ca:	f362 0304 	bfi	r3, r2, #0, #5
    d7ce:	f88d 3010 	strb.w	r3, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    d7d2:	692b      	ldr	r3, [r5, #16]
    d7d4:	f89d 2010 	ldrb.w	r2, [sp, #16]
    d7d8:	085b      	lsrs	r3, r3, #1
    d7da:	f363 1247 	bfi	r2, r3, #5, #3
    d7de:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i]->start +
    d7e2:	f8d8 2000 	ldr.w	r2, [r8]
			reg_index++;
    d7e6:	3001      	adds	r0, #1
			fill_region.base = regions[i]->start +
    d7e8:	e9d2 3200 	ldrd	r3, r2, [r2]
    d7ec:	4413      	add	r3, r2
    d7ee:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    d7f0:	f023 031f 	bic.w	r3, r3, #31
    d7f4:	441e      	add	r6, r3
    d7f6:	eba6 060b 	sub.w	r6, r6, fp
    d7fa:	b2c4      	uxtb	r4, r0
    d7fc:	f026 061f 	bic.w	r6, r6, #31
	if (index > (get_num_regions() - 1)) {
    d800:	2c0f      	cmp	r4, #15
			fill_region.attr.r_limit =
    d802:	9605      	str	r6, [sp, #20]
    d804:	f63f af7c 	bhi.w	d700 <arm_core_mpu_configure_static_mpu_regions+0x28>
	region_init(index, region_conf);
    d808:	4620      	mov	r0, r4
    d80a:	a902      	add	r1, sp, #8
    d80c:	f7ff ff14 	bl	d638 <region_init>
			reg_index++;
    d810:	3401      	adds	r4, #1
    d812:	e7aa      	b.n	d76a <arm_core_mpu_configure_static_mpu_regions+0x92>
    d814:	2000068c 	.word	0x2000068c
    d818:	e000ed90 	.word	0xe000ed90

0000d81c <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    d81c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d820:	4c25      	ldr	r4, [pc, #148]	; (d8b8 <arm_core_mpu_mark_areas_for_dynamic_regions+0x9c>)
    d822:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    d824:	4680      	mov	r8, r0
    d826:	2700      	movs	r7, #0
    d828:	46a1      	mov	r9, r4
	attr->rbar = MPU->RBAR &
    d82a:	f04f 0b14 	mov.w	fp, #20
	MPU->RNR = index;
    d82e:	4d23      	ldr	r5, [pc, #140]	; (d8bc <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    d830:	4557      	cmp	r7, sl
    d832:	da1a      	bge.n	d86a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    d834:	f8d8 3004 	ldr.w	r3, [r8, #4]
    d838:	9301      	str	r3, [sp, #4]
    d83a:	2b00      	cmp	r3, #0
    d83c:	d036      	beq.n	d8ac <arm_core_mpu_mark_areas_for_dynamic_regions+0x90>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    d83e:	f8d8 1000 	ldr.w	r1, [r8]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    d842:	4608      	mov	r0, r1
    d844:	9100      	str	r1, [sp, #0]
    d846:	f002 fad9 	bl	fdfc <arm_cmse_mpu_region_get>
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    d84a:	e9dd 1300 	ldrd	r1, r3, [sp]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    d84e:	4606      	mov	r6, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    d850:	1858      	adds	r0, r3, r1
    d852:	3801      	subs	r0, #1
    d854:	f002 fad2 	bl	fdfc <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    d858:	4286      	cmp	r6, r0
    d85a:	4a19      	ldr	r2, [pc, #100]	; (d8c0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
    d85c:	d008      	beq.n	d870 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    d85e:	2314      	movs	r3, #20
    d860:	435f      	muls	r7, r3
    d862:	f06f 0315 	mvn.w	r3, #21
    d866:	f849 3007 	str.w	r3, [r9, r7]
}
    d86a:	b003      	add	sp, #12
    d86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    d870:	f116 0f16 	cmn.w	r6, #22
		dyn_reg_info[i].index =
    d874:	6026      	str	r6, [r4, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    d876:	d0f8      	beq.n	d86a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    d878:	7813      	ldrb	r3, [r2, #0]
    d87a:	42b3      	cmp	r3, r6
    d87c:	ddf5      	ble.n	d86a <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    d87e:	fb0b 9307 	mla	r3, fp, r7, r9
	MPU->RNR = index;
    d882:	60ae      	str	r6, [r5, #8]
	MPU->RNR = index;
    d884:	60ae      	str	r6, [r5, #8]
	attr->rbar = MPU->RBAR &
    d886:	68e8      	ldr	r0, [r5, #12]
    d888:	7b19      	ldrb	r1, [r3, #12]
    d88a:	f360 0104 	bfi	r1, r0, #0, #5
    d88e:	7319      	strb	r1, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    d890:	6929      	ldr	r1, [r5, #16]
    d892:	7b18      	ldrb	r0, [r3, #12]
    d894:	0849      	lsrs	r1, r1, #1
    d896:	f361 1047 	bfi	r0, r1, #5, #3
    d89a:	7318      	strb	r0, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    d89c:	68eb      	ldr	r3, [r5, #12]
    d89e:	f023 031f 	bic.w	r3, r3, #31
    d8a2:	6063      	str	r3, [r4, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    d8a4:	692b      	ldr	r3, [r5, #16]
    d8a6:	f023 031f 	bic.w	r3, r3, #31
    d8aa:	6123      	str	r3, [r4, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    d8ac:	3701      	adds	r7, #1
    d8ae:	3414      	adds	r4, #20
    d8b0:	f108 080c 	add.w	r8, r8, #12
    d8b4:	e7bc      	b.n	d830 <arm_core_mpu_mark_areas_for_dynamic_regions+0x14>
    d8b6:	bf00      	nop
    d8b8:	20000544 	.word	0x20000544
    d8bc:	e000ed90 	.word	0xe000ed90
    d8c0:	2000068c 	.word	0x2000068c

0000d8c4 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    d8c4:	b570      	push	{r4, r5, r6, lr}
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
	int mpu_reg_index = static_regions_num;
    d8c6:	4b14      	ldr	r3, [pc, #80]	; (d918 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    d8c8:	4606      	mov	r6, r0
    d8ca:	7818      	ldrb	r0, [r3, #0]
    d8cc:	460d      	mov	r5, r1

	/* Disable all MPU regions except for the static ones. */
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    d8ce:	4602      	mov	r2, r0
  mpu->RLAR = 0U;
    d8d0:	2100      	movs	r1, #0
    d8d2:	4b12      	ldr	r3, [pc, #72]	; (d91c <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    d8d4:	2a0f      	cmp	r2, #15
    d8d6:	dd07      	ble.n	d8e8 <arm_core_mpu_configure_dynamic_mpu_regions+0x24>
    d8d8:	2400      	movs	r4, #0
	/* We are going to skip the full partition of the background areas.
	 * So we can disable MPU regions inside which dynamic memroy regions
	 * may be programmed.
	 */
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
		ARM_MPU_ClrRegion(dyn_reg_info[i].index);
    d8da:	4a11      	ldr	r2, [pc, #68]	; (d920 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    d8dc:	6812      	ldr	r2, [r2, #0]
  mpu->RNR = rnr;
    d8de:	609a      	str	r2, [r3, #8]
  mpu->RLAR = 0U;
    d8e0:	611c      	str	r4, [r3, #16]
	for (i = 0; i < regions_num; i++) {
    d8e2:	42ac      	cmp	r4, r5
    d8e4:	db04      	blt.n	d8f0 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>
}
    d8e6:	bd70      	pop	{r4, r5, r6, pc}
  mpu->RNR = rnr;
    d8e8:	609a      	str	r2, [r3, #8]
  mpu->RLAR = 0U;
    d8ea:	6119      	str	r1, [r3, #16]
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    d8ec:	3201      	adds	r2, #1
    d8ee:	e7f1      	b.n	d8d4 <arm_core_mpu_configure_dynamic_mpu_regions+0x10>
		if (regions[i]->size == 0U) {
    d8f0:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    d8f4:	684b      	ldr	r3, [r1, #4]
    d8f6:	b16b      	cbz	r3, d914 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>
		&&
    d8f8:	2b1f      	cmp	r3, #31
    d8fa:	d9f4      	bls.n	d8e6 <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		&&
    d8fc:	06da      	lsls	r2, r3, #27
    d8fe:	d1f2      	bne.n	d8e6 <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		((part->start &
    d900:	680b      	ldr	r3, [r1, #0]
		&&
    d902:	06db      	lsls	r3, r3, #27
    d904:	d1ef      	bne.n	d8e6 <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		reg_index = mpu_configure_region(reg_index, regions[i]);
    d906:	b2c0      	uxtb	r0, r0
    d908:	f002 fa56 	bl	fdb8 <mpu_configure_region>
		if (reg_index == -EINVAL) {
    d90c:	f110 0f16 	cmn.w	r0, #22
    d910:	d0e9      	beq.n	d8e6 <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		reg_index++;
    d912:	3001      	adds	r0, #1
	for (i = 0; i < regions_num; i++) {
    d914:	3401      	adds	r4, #1
    d916:	e7e4      	b.n	d8e2 <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
    d918:	2000068c 	.word	0x2000068c
    d91c:	e000ed90 	.word	0xe000ed90
    d920:	20000544 	.word	0x20000544

0000d924 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    d924:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    d926:	4b0c      	ldr	r3, [pc, #48]	; (d958 <tz_nonsecure_state_setup+0x34>)
    d928:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    d92a:	6803      	ldr	r3, [r0, #0]
    d92c:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    d930:	6843      	ldr	r3, [r0, #4]
    d932:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    d936:	7b02      	ldrb	r2, [r0, #12]
    d938:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    d93c:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    d940:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    d944:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    d946:	bf48      	it	mi
    d948:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    d94c:	b109      	cbz	r1, d952 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    d94e:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    d952:	f383 8894 	msr	CONTROL_NS, r3
}
    d956:	4770      	bx	lr
    d958:	e002ed00 	.word	0xe002ed00

0000d95c <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d95c:	4a08      	ldr	r2, [pc, #32]	; (d980 <tz_nbanked_exception_target_state_set+0x24>)
    d95e:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    d960:	b148      	cbz	r0, d976 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    d962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    d966:	041b      	lsls	r3, r3, #16
    d968:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    d96a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    d96e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    d972:	60d3      	str	r3, [r2, #12]
}
    d974:	4770      	bx	lr
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d976:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    d978:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    d97c:	e7f5      	b.n	d96a <tz_nbanked_exception_target_state_set+0xe>
    d97e:	bf00      	nop
    d980:	e000ed00 	.word	0xe000ed00

0000d984 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d984:	4a08      	ldr	r2, [pc, #32]	; (d9a8 <tz_nonsecure_exception_prio_config+0x24>)
    d986:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    d988:	b140      	cbz	r0, d99c <tz_nonsecure_exception_prio_config+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d98a:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    d98c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    d990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    d994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    d998:	60d3      	str	r3, [r2, #12]
}
    d99a:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    d99c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    d9a0:	041b      	lsls	r3, r3, #16
    d9a2:	0c1b      	lsrs	r3, r3, #16
    d9a4:	e7f4      	b.n	d990 <tz_nonsecure_exception_prio_config+0xc>
    d9a6:	bf00      	nop
    d9a8:	e000ed00 	.word	0xe000ed00

0000d9ac <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d9ac:	4a08      	ldr	r2, [pc, #32]	; (d9d0 <tz_nonsecure_system_reset_req_block+0x24>)
    d9ae:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    d9b0:	b140      	cbz	r0, d9c4 <tz_nonsecure_system_reset_req_block+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    d9b2:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    d9b4:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    d9b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    d9bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    d9c0:	60d3      	str	r3, [r2, #12]
}
    d9c2:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    d9c4:	f023 0308 	bic.w	r3, r3, #8
    d9c8:	041b      	lsls	r3, r3, #16
    d9ca:	0c1b      	lsrs	r3, r3, #16
    d9cc:	e7f4      	b.n	d9b8 <tz_nonsecure_system_reset_req_block+0xc>
    d9ce:	bf00      	nop
    d9d0:	e000ed00 	.word	0xe000ed00

0000d9d4 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    d9d4:	4a03      	ldr	r2, [pc, #12]	; (d9e4 <tz_nonsecure_fpu_access_enable+0x10>)
    d9d6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    d9da:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    d9de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    d9e2:	4770      	bx	lr
    d9e4:	e000ed00 	.word	0xe000ed00

0000d9e8 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    d9e8:	4b08      	ldr	r3, [pc, #32]	; (da0c <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    d9ea:	681a      	ldr	r2, [r3, #0]
    d9ec:	b118      	cbz	r0, d9f6 <tz_sau_configure+0xe>
    d9ee:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    d9f2:	601a      	str	r2, [r3, #0]
		}
	}
}
    d9f4:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    d9f6:	f022 0201 	bic.w	r2, r2, #1
    d9fa:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    d9fc:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    d9fe:	b111      	cbz	r1, da06 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    da00:	f042 0202 	orr.w	r2, r2, #2
    da04:	e7f5      	b.n	d9f2 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    da06:	f022 0202 	bic.w	r2, r2, #2
    da0a:	e7f2      	b.n	d9f2 <tz_sau_configure+0xa>
    da0c:	e000edd0 	.word	0xe000edd0

0000da10 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    da10:	4b01      	ldr	r3, [pc, #4]	; (da18 <__stdout_hook_install+0x8>)
    da12:	6018      	str	r0, [r3, #0]
}
    da14:	4770      	bx	lr
    da16:	bf00      	nop
    da18:	200013f8 	.word	0x200013f8

0000da1c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(struct device *dev,
				const struct uart_config *cfg)
{
    da1c:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    da1e:	794b      	ldrb	r3, [r1, #5]
    da20:	2b01      	cmp	r3, #1
    da22:	d029      	beq.n	da78 <uarte_nrfx_configure+0x5c>
    da24:	2b03      	cmp	r3, #3
    da26:	d124      	bne.n	da72 <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    da28:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    da2a:	798b      	ldrb	r3, [r1, #6]
    da2c:	2b03      	cmp	r3, #3
    da2e:	d120      	bne.n	da72 <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    da30:	79cc      	ldrb	r4, [r1, #7]
    da32:	b12c      	cbz	r4, da40 <uarte_nrfx_configure+0x24>
    da34:	2c01      	cmp	r4, #1
    da36:	d11c      	bne.n	da72 <uarte_nrfx_configure+0x56>
	return dev->config->config_info;
    da38:	6803      	ldr	r3, [r0, #0]
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    da3a:	689b      	ldr	r3, [r3, #8]
    da3c:	791b      	ldrb	r3, [r3, #4]
    da3e:	b1c3      	cbz	r3, da72 <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    da40:	790a      	ldrb	r2, [r1, #4]
    da42:	b112      	cbz	r2, da4a <uarte_nrfx_configure+0x2e>
    da44:	2a02      	cmp	r2, #2
    da46:	d114      	bne.n	da72 <uarte_nrfx_configure+0x56>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    da48:	220e      	movs	r2, #14
	switch (baudrate) {
    da4a:	f647 2712 	movw	r7, #31250	; 0x7a12
	return dev->config->config_info;
    da4e:	6805      	ldr	r5, [r0, #0]
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    da50:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    da52:	68ad      	ldr	r5, [r5, #8]
	switch (baudrate) {
    da54:	42bb      	cmp	r3, r7
	return config->uarte_regs;
    da56:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    da58:	d062      	beq.n	db20 <uarte_nrfx_configure+0x104>
    da5a:	d829      	bhi.n	dab0 <uarte_nrfx_configure+0x94>
    da5c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    da60:	d061      	beq.n	db26 <uarte_nrfx_configure+0x10a>
    da62:	d814      	bhi.n	da8e <uarte_nrfx_configure+0x72>
    da64:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    da68:	d05f      	beq.n	db2a <uarte_nrfx_configure+0x10e>
    da6a:	d807      	bhi.n	da7c <uarte_nrfx_configure+0x60>
    da6c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    da70:	d05e      	beq.n	db30 <uarte_nrfx_configure+0x114>
		return -ENOTSUP;
    da72:	f06f 0022 	mvn.w	r0, #34	; 0x22
    da76:	e052      	b.n	db1e <uarte_nrfx_configure+0x102>
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    da78:	2600      	movs	r6, #0
    da7a:	e7d6      	b.n	da2a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    da7c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    da80:	d059      	beq.n	db36 <uarte_nrfx_configure+0x11a>
    da82:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    da86:	d1f4      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    da88:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    da8c:	e03c      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    da8e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    da92:	d053      	beq.n	db3c <uarte_nrfx_configure+0x120>
    da94:	d804      	bhi.n	daa0 <uarte_nrfx_configure+0x84>
    da96:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    da9a:	d1ea      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    da9c:	4b32      	ldr	r3, [pc, #200]	; (db68 <uarte_nrfx_configure+0x14c>)
    da9e:	e033      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    daa0:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    daa4:	d04c      	beq.n	db40 <uarte_nrfx_configure+0x124>
    daa6:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    daaa:	d1e2      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    daac:	4b2f      	ldr	r3, [pc, #188]	; (db6c <uarte_nrfx_configure+0x150>)
    daae:	e02b      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    dab0:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    dab4:	d046      	beq.n	db44 <uarte_nrfx_configure+0x128>
    dab6:	d812      	bhi.n	dade <uarte_nrfx_configure+0xc2>
    dab8:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    dabc:	42bb      	cmp	r3, r7
    dabe:	d044      	beq.n	db4a <uarte_nrfx_configure+0x12e>
    dac0:	d805      	bhi.n	dace <uarte_nrfx_configure+0xb2>
    dac2:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
    dac6:	d1d4      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    dac8:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    dacc:	e01c      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    dace:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    dad2:	d03d      	beq.n	db50 <uarte_nrfx_configure+0x134>
    dad4:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    dad8:	d1cb      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    dada:	4b25      	ldr	r3, [pc, #148]	; (db70 <uarte_nrfx_configure+0x154>)
    dadc:	e014      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    dade:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    dae2:	d038      	beq.n	db56 <uarte_nrfx_configure+0x13a>
    dae4:	d808      	bhi.n	daf8 <uarte_nrfx_configure+0xdc>
    dae6:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    daea:	d037      	beq.n	db5c <uarte_nrfx_configure+0x140>
    daec:	4f21      	ldr	r7, [pc, #132]	; (db74 <uarte_nrfx_configure+0x158>)
    daee:	42bb      	cmp	r3, r7
    daf0:	d1bf      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    daf2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    daf6:	e007      	b.n	db08 <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    daf8:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    dafc:	d031      	beq.n	db62 <uarte_nrfx_configure+0x146>
    dafe:	4f1e      	ldr	r7, [pc, #120]	; (db78 <uarte_nrfx_configure+0x15c>)
    db00:	42bb      	cmp	r3, r7
    db02:	d1b6      	bne.n	da72 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    db04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    db08:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
                    | (uint32_t)p_cfg->hwfc;
    db0c:	4334      	orrs	r4, r6
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    db0e:	6883      	ldr	r3, [r0, #8]
    db10:	4322      	orrs	r2, r4
    db12:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    db14:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    db18:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    db1c:	2000      	movs	r0, #0
}
    db1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    db20:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    db24:	e7f0      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    db26:	4b15      	ldr	r3, [pc, #84]	; (db7c <uarte_nrfx_configure+0x160>)
    db28:	e7ee      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = 0x00027000;
    db2a:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    db2e:	e7eb      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = 0x00014000;
    db30:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    db34:	e7e8      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    db36:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    db3a:	e7e5      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    db3c:	4b10      	ldr	r3, [pc, #64]	; (db80 <uarte_nrfx_configure+0x164>)
    db3e:	e7e3      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    db40:	4b10      	ldr	r3, [pc, #64]	; (db84 <uarte_nrfx_configure+0x168>)
    db42:	e7e1      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    db44:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    db48:	e7de      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    db4a:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    db4e:	e7db      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    db50:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    db54:	e7d8      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    db56:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    db5a:	e7d5      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    db5c:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    db60:	e7d2      	b.n	db08 <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    db62:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    db66:	e7cf      	b.n	db08 <uarte_nrfx_configure+0xec>
    db68:	00275000 	.word	0x00275000
    db6c:	0075c000 	.word	0x0075c000
    db70:	013a9000 	.word	0x013a9000
    db74:	0003d090 	.word	0x0003d090
    db78:	000f4240 	.word	0x000f4240
    db7c:	0013b000 	.word	0x0013b000
    db80:	003af000 	.word	0x003af000
    db84:	004ea000 	.word	0x004ea000

0000db88 <uarte_0_init>:
	return dev->config->config_info;
    db88:	6802      	ldr	r2, [r0, #0]
	#if defined(DT_NORDIC_NRF_UARTE_UART_0_RTS_PIN) && \
	    defined(DT_NORDIC_NRF_UARTE_UART_0_CTS_PIN)
		#define UARTE_0_CONFIG_RTS_CTS 1
	#endif

	UART_NRF_UARTE_DEVICE(0);
    db8a:	b570      	push	{r4, r5, r6, lr}
	return config->uarte_regs;
    db8c:	6892      	ldr	r2, [r2, #8]
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    db8e:	4b18      	ldr	r3, [pc, #96]	; (dbf0 <uarte_0_init+0x68>)
    db90:	6814      	ldr	r4, [r2, #0]
    db92:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
	struct uarte_nrfx_data *data = get_dev_data(dev);
    db96:	6885      	ldr	r5, [r0, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    db98:	2103      	movs	r1, #3
    p_reg->OUTSET = set_mask;
    db9a:	609a      	str	r2, [r3, #8]
    p_reg->PSEL.TXD = pseltxd;
    db9c:	261d      	movs	r6, #29
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    db9e:	2200      	movs	r2, #0
    dba0:	f8c3 1274 	str.w	r1, [r3, #628]	; 0x274
    dba4:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
    dba8:	f8c4 650c 	str.w	r6, [r4, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    dbac:	261c      	movs	r6, #28
    dbae:	f8c4 6514 	str.w	r6, [r4, #1300]	; 0x514
    p_reg->OUTSET = set_mask;
    dbb2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
    dbb6:	609e      	str	r6, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    dbb8:	f8c3 126c 	str.w	r1, [r3, #620]	; 0x26c
    dbbc:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
    p_reg->PSEL.RTS = pselrts;
    dbc0:	231b      	movs	r3, #27
    dbc2:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    dbc6:	231a      	movs	r3, #26
	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    dbc8:	4629      	mov	r1, r5
    dbca:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
    dbce:	f7ff ff25 	bl	da1c <uarte_nrfx_configure>
	if (err) {
    dbd2:	b958      	cbnz	r0, dbec <uarte_0_init+0x64>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    dbd4:	2308      	movs	r3, #8
    dbd6:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    dbda:	441d      	add	r5, r3
NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    p_reg->RXD.MAXCNT = length;
    dbdc:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dbde:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    dbe2:	f8c4 5534 	str.w	r5, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    dbe6:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    dbea:	6023      	str	r3, [r4, #0]
	UART_NRF_UARTE_DEVICE(0);
    dbec:	bd70      	pop	{r4, r5, r6, pc}
    dbee:	bf00      	nop
    dbf0:	50842500 	.word	0x50842500

0000dbf4 <abi_getter>:
extern const struct fw_info_abi * const _ext_abis_start[];
extern const u32_t _ext_abis_size;
__noinit fw_info_abi_getter abi_getter_in;

int abi_getter(u32_t id, u32_t index, const struct fw_info_abi **abi)
{
    dbf4:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!abi) {
    dbf6:	b1da      	cbz	r2, dc30 <abi_getter+0x3c>
		return -EFAULT;
	}

	bool id_found = false;

	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    dbf8:	2300      	movs	r3, #0
	bool id_found = false;
    dbfa:	461c      	mov	r4, r3
    dbfc:	4d0e      	ldr	r5, [pc, #56]	; (dc38 <abi_getter+0x44>)
	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    dbfe:	4f0f      	ldr	r7, [pc, #60]	; (dc3c <abi_getter+0x48>)
    dc00:	42bb      	cmp	r3, r7
    dc02:	d306      	bcc.n	dc12 <abi_getter+0x1e>
				*abi = ext_abi;
				return 0;
			}
		}
	}
	return id_found ? -EBADF : -ENOENT;
    dc04:	2c00      	cmp	r4, #0
    dc06:	bf14      	ite	ne
    dc08:	f06f 0008 	mvnne.w	r0, #8
    dc0c:	f06f 0001 	mvneq.w	r0, #1
    dc10:	e009      	b.n	dc26 <abi_getter+0x32>
		const struct fw_info_abi *ext_abi = _ext_abis_start[i];
    dc12:	f855 6b04 	ldr.w	r6, [r5], #4
		if (ext_abi->abi_id == id) {
    dc16:	f8d6 c00c 	ldr.w	ip, [r6, #12]
    dc1a:	4560      	cmp	r0, ip
    dc1c:	d106      	bne.n	dc2c <abi_getter+0x38>
			if (index-- == 0) {
    dc1e:	1e4c      	subs	r4, r1, #1
    dc20:	b911      	cbnz	r1, dc28 <abi_getter+0x34>
				return 0;
    dc22:	4608      	mov	r0, r1
				*abi = ext_abi;
    dc24:	6016      	str	r6, [r2, #0]
}
    dc26:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (index-- == 0) {
    dc28:	4621      	mov	r1, r4
			id_found = true;
    dc2a:	2401      	movs	r4, #1
	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    dc2c:	3301      	adds	r3, #1
    dc2e:	e7e7      	b.n	dc00 <abi_getter+0xc>
		return -EFAULT;
    dc30:	f06f 000d 	mvn.w	r0, #13
    dc34:	e7f7      	b.n	dc26 <abi_getter+0x32>
    dc36:	bf00      	nop
    dc38:	00010bc4 	.word	0x00010bc4
    dc3c:	00000000 	.word	0x00000000

0000dc40 <errata_14>:
}

static bool errata_14(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    dc40:	4b05      	ldr	r3, [pc, #20]	; (dc58 <errata_14+0x18>)
    dc42:	6818      	ldr	r0, [r3, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    dc44:	3b04      	subs	r3, #4

    switch(var1)
    dc46:	681b      	ldr	r3, [r3, #0]
    dc48:	2b09      	cmp	r3, #9
    dc4a:	d103      	bne.n	dc54 <errata_14+0x14>
    {
        case 0x09:
            switch(var2)
    dc4c:	1e43      	subs	r3, r0, #1
    dc4e:	4258      	negs	r0, r3
    dc50:	4158      	adcs	r0, r3
    dc52:	4770      	bx	lr
            }
        break;

    }

    return false;
    dc54:	2000      	movs	r0, #0
}
    dc56:	4770      	bx	lr
    dc58:	00ff0134 	.word	0x00ff0134

0000dc5c <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    dc5c:	4a4f      	ldr	r2, [pc, #316]	; (dd9c <SystemInit+0x140>)
{
    dc5e:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    dc60:	6813      	ldr	r3, [r2, #0]
    dc62:	f043 0302 	orr.w	r3, r3, #2
    dc66:	6013      	str	r3, [r2, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    dc68:	4b4d      	ldr	r3, [pc, #308]	; (dda0 <SystemInit+0x144>)
    switch(var1)
    dc6a:	681b      	ldr	r3, [r3, #0]
    dc6c:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    dc6e:	bf01      	itttt	eq
    dc70:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    dc74:	2200      	moveq	r2, #0
    dc76:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    dc7a:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_14()){
    dc7e:	f7ff ffdf 	bl	dc40 <errata_14>
    dc82:	b130      	cbz	r0, dc92 <SystemInit+0x36>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    dc84:	2301      	movs	r3, #1
    dc86:	4a47      	ldr	r2, [pc, #284]	; (dda4 <SystemInit+0x148>)
    dc88:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    dc8a:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    dc8e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578

static bool errata_15(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    dc92:	4b43      	ldr	r3, [pc, #268]	; (dda0 <SystemInit+0x144>)
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;

    switch(var1)
    dc94:	681b      	ldr	r3, [r3, #0]
    dc96:	2b09      	cmp	r3, #9
    dc98:	d107      	bne.n	dcaa <SystemInit+0x4e>
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    dc9a:	4b43      	ldr	r3, [pc, #268]	; (dda8 <SystemInit+0x14c>)
    {
        case 0x09:
            switch(var2)
    dc9c:	681b      	ldr	r3, [r3, #0]
    dc9e:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    dca0:	bf1e      	ittt	ne
    dca2:	2201      	movne	r2, #1
    dca4:	4b41      	ldrne	r3, [pc, #260]	; (ddac <SystemInit+0x150>)
    dca6:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_20()){
    dcaa:	f7ff ffc9 	bl	dc40 <errata_14>
    dcae:	b110      	cbz	r0, dcb6 <SystemInit+0x5a>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    dcb0:	220e      	movs	r2, #14
    dcb2:	4b3f      	ldr	r3, [pc, #252]	; (ddb0 <SystemInit+0x154>)
    dcb4:	601a      	str	r2, [r3, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    dcb6:	4b3a      	ldr	r3, [pc, #232]	; (dda0 <SystemInit+0x144>)
    switch(var1)
    dcb8:	681b      	ldr	r3, [r3, #0]
    dcba:	2b09      	cmp	r3, #9
    dcbc:	d104      	bne.n	dcc8 <SystemInit+0x6c>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    dcbe:	2200      	movs	r2, #0
    dcc0:	4b3c      	ldr	r3, [pc, #240]	; (ddb4 <SystemInit+0x158>)
    dcc2:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    dcc4:	2201      	movs	r2, #1
    dcc6:	605a      	str	r2, [r3, #4]
{
    dcc8:	2200      	movs	r2, #0
    dcca:	00d3      	lsls	r3, r2, #3
    dccc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    dcd0:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    dcd4:	3101      	adds	r1, #1
    dcd6:	d008      	beq.n	dcea <SystemInit+0x8e>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    dcd8:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    dcdc:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    dcde:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    dce2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    dce6:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    dce8:	d1ef      	bne.n	dcca <SystemInit+0x6e>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    dcea:	4b33      	ldr	r3, [pc, #204]	; (ddb8 <SystemInit+0x15c>)
    dcec:	69da      	ldr	r2, [r3, #28]
    dcee:	07d1      	lsls	r1, r2, #31
    dcf0:	d53b      	bpl.n	dd6a <SystemInit+0x10e>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dcf2:	4b32      	ldr	r3, [pc, #200]	; (ddbc <SystemInit+0x160>)
    dcf4:	4619      	mov	r1, r3
    dcf6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    dcfa:	2a01      	cmp	r2, #1
    dcfc:	d1fb      	bne.n	dcf6 <SystemInit+0x9a>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    dcfe:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dd02:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    dd06:	2b01      	cmp	r3, #1
    dd08:	d1fb      	bne.n	dd02 <SystemInit+0xa6>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    dd0a:	4b2b      	ldr	r3, [pc, #172]	; (ddb8 <SystemInit+0x15c>)
    dd0c:	69da      	ldr	r2, [r3, #28]
    dd0e:	07d2      	lsls	r2, r2, #31
    dd10:	d508      	bpl.n	dd24 <SystemInit+0xc8>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    dd12:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dd14:	4929      	ldr	r1, [pc, #164]	; (ddbc <SystemInit+0x160>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    dd16:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    dd1a:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dd1c:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    dd20:	2a01      	cmp	r2, #1
    dd22:	d1fb      	bne.n	dd1c <SystemInit+0xc0>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    dd24:	6a1a      	ldr	r2, [r3, #32]
    dd26:	3201      	adds	r2, #1
    dd28:	d10a      	bne.n	dd40 <SystemInit+0xe4>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    dd2a:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    dd2c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    dd30:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    dd34:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dd36:	4a21      	ldr	r2, [pc, #132]	; (ddbc <SystemInit+0x160>)
    dd38:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    dd3c:	2b01      	cmp	r3, #1
    dd3e:	d1fb      	bne.n	dd38 <SystemInit+0xdc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    dd40:	2200      	movs	r2, #0
    dd42:	4b1e      	ldr	r3, [pc, #120]	; (ddbc <SystemInit+0x160>)
    dd44:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    dd48:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    dd4c:	2a01      	cmp	r2, #1
    dd4e:	d1fb      	bne.n	dd48 <SystemInit+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
    dd50:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    dd54:	491a      	ldr	r1, [pc, #104]	; (ddc0 <SystemInit+0x164>)
    dd56:	4b1b      	ldr	r3, [pc, #108]	; (ddc4 <SystemInit+0x168>)
    dd58:	68ca      	ldr	r2, [r1, #12]
    dd5a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    dd5e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    dd60:	60cb      	str	r3, [r1, #12]
    dd62:	f3bf 8f4f 	dsb	sy
    __NOP();
    dd66:	bf00      	nop
    dd68:	e7fd      	b.n	dd66 <SystemInit+0x10a>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    dd6a:	6a1b      	ldr	r3, [r3, #32]
    dd6c:	3301      	adds	r3, #1
    dd6e:	d0c0      	beq.n	dcf2 <SystemInit+0x96>
        SCB->NSACR |= (3UL << 10);
    dd70:	4b13      	ldr	r3, [pc, #76]	; (ddc0 <SystemInit+0x164>)
    dd72:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    dd76:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    dd7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    dd7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    dd82:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    dd86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    dd8a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dd8e:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    dd92:	4b0d      	ldr	r3, [pc, #52]	; (ddc8 <SystemInit+0x16c>)
    dd94:	4a0d      	ldr	r2, [pc, #52]	; (ddcc <SystemInit+0x170>)
    dd96:	601a      	str	r2, [r3, #0]
}
    dd98:	bd08      	pop	{r3, pc}
    dd9a:	bf00      	nop
    dd9c:	e000edd0 	.word	0xe000edd0
    dda0:	00ff0130 	.word	0x00ff0130
    dda4:	50004a38 	.word	0x50004a38
    dda8:	00ff0134 	.word	0x00ff0134
    ddac:	50004000 	.word	0x50004000
    ddb0:	5003aee4 	.word	0x5003aee4
    ddb4:	5000470c 	.word	0x5000470c
    ddb8:	00ff8000 	.word	0x00ff8000
    ddbc:	50039000 	.word	0x50039000
    ddc0:	e000ed00 	.word	0xe000ed00
    ddc4:	05fa0004 	.word	0x05fa0004
    ddc8:	20001408 	.word	0x20001408
    ddcc:	03d09000 	.word	0x03d09000

0000ddd0 <z_sys_device_do_config_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_device_do_config_level(s32_t level)
{
    ddd0:	b570      	push	{r4, r5, r6, lr}
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    ddd2:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
    ddd4:	4b08      	ldr	r3, [pc, #32]	; (ddf8 <z_sys_device_do_config_level+0x28>)
    ddd6:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    ddda:	3001      	adds	r0, #1
    dddc:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    dde0:	42a5      	cmp	r5, r4
    dde2:	d800      	bhi.n	dde6 <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
    dde4:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
    dde6:	6823      	ldr	r3, [r4, #0]
    dde8:	4620      	mov	r0, r4
    ddea:	685b      	ldr	r3, [r3, #4]
    ddec:	4798      	blx	r3
		if (retval != 0) {
    ddee:	b100      	cbz	r0, ddf2 <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
    ddf0:	6066      	str	r6, [r4, #4]
								info++) {
    ddf2:	340c      	adds	r4, #12
    ddf4:	e7f4      	b.n	dde0 <z_sys_device_do_config_level+0x10>
    ddf6:	bf00      	nop
    ddf8:	0001072c 	.word	0x0001072c

0000ddfc <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    ddfc:	4b10      	ldr	r3, [pc, #64]	; (de40 <z_impl_device_get_binding+0x44>)
{
    ddfe:	b570      	push	{r4, r5, r6, lr}
    de00:	4605      	mov	r5, r0
    de02:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
    de04:	4c0f      	ldr	r4, [pc, #60]	; (de44 <z_impl_device_get_binding+0x48>)
    de06:	429c      	cmp	r4, r3
    de08:	d104      	bne.n	de14 <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
    de0a:	4c0e      	ldr	r4, [pc, #56]	; (de44 <z_impl_device_get_binding+0x48>)
    de0c:	42b4      	cmp	r4, r6
    de0e:	d109      	bne.n	de24 <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
    de10:	2400      	movs	r4, #0
    de12:	e012      	b.n	de3a <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
    de14:	6862      	ldr	r2, [r4, #4]
    de16:	b11a      	cbz	r2, de20 <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
    de18:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
    de1a:	6812      	ldr	r2, [r2, #0]
    de1c:	42aa      	cmp	r2, r5
    de1e:	d00c      	beq.n	de3a <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
    de20:	340c      	adds	r4, #12
    de22:	e7f0      	b.n	de06 <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
    de24:	6863      	ldr	r3, [r4, #4]
    de26:	b90b      	cbnz	r3, de2c <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
    de28:	340c      	adds	r4, #12
    de2a:	e7ef      	b.n	de0c <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
    de2c:	6823      	ldr	r3, [r4, #0]
    de2e:	4628      	mov	r0, r5
    de30:	6819      	ldr	r1, [r3, #0]
    de32:	f001 ffec 	bl	fe0e <strcmp>
    de36:	2800      	cmp	r0, #0
    de38:	d1f6      	bne.n	de28 <z_impl_device_get_binding+0x2c>
}
    de3a:	4620      	mov	r0, r4
    de3c:	bd70      	pop	{r4, r5, r6, pc}
    de3e:	bf00      	nop
    de40:	200014cc 	.word	0x200014cc
    de44:	20001454 	.word	0x20001454

0000de48 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    de48:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    de4a:	4d0b      	ldr	r5, [pc, #44]	; (de78 <idle+0x30>)
    de4c:	f04f 0220 	mov.w	r2, #32
    de50:	f3ef 8311 	mrs	r3, BASEPRI
    de54:	f382 8811 	msr	BASEPRI, r2
    de58:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    de5c:	f002 f9b8 	bl	101d0 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    de60:	2101      	movs	r1, #1
	s32_t ticks = z_get_next_timeout_expiry();
    de62:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    de64:	2802      	cmp	r0, #2
    de66:	bfd8      	it	le
    de68:	4608      	movle	r0, r1
    de6a:	f002 f9c1 	bl	101f0 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    de6e:	622c      	str	r4, [r5, #32]
 * @return N/A
 * @req K-CPU-IDLE-001
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    de70:	f7ff fa12 	bl	d298 <arch_cpu_idle>
    de74:	e7ea      	b.n	de4c <idle+0x4>
    de76:	bf00      	nop
    de78:	20000630 	.word	0x20000630

0000de7c <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    de7c:	4802      	ldr	r0, [pc, #8]	; (de88 <z_bss_zero+0xc>)
    de7e:	4a03      	ldr	r2, [pc, #12]	; (de8c <z_bss_zero+0x10>)
    de80:	2100      	movs	r1, #0
    de82:	1a12      	subs	r2, r2, r0
    de84:	f002 b810 	b.w	fea8 <memset>
    de88:	20000000 	.word	0x20000000
    de8c:	20000690 	.word	0x20000690

0000de90 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    de90:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    de92:	4806      	ldr	r0, [pc, #24]	; (deac <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    de94:	4a06      	ldr	r2, [pc, #24]	; (deb0 <z_data_copy+0x20>)
    de96:	4907      	ldr	r1, [pc, #28]	; (deb4 <z_data_copy+0x24>)
    de98:	1a12      	subs	r2, r2, r0
    de9a:	f001 ffdb 	bl	fe54 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    de9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    dea2:	4a05      	ldr	r2, [pc, #20]	; (deb8 <z_data_copy+0x28>)
    dea4:	4905      	ldr	r1, [pc, #20]	; (debc <z_data_copy+0x2c>)
    dea6:	4806      	ldr	r0, [pc, #24]	; (dec0 <z_data_copy+0x30>)
    dea8:	f001 bfd4 	b.w	fe54 <memcpy>
    deac:	200013d4 	.word	0x200013d4
    deb0:	20001530 	.word	0x20001530
    deb4:	00010bc4 	.word	0x00010bc4
    deb8:	00000000 	.word	0x00000000
    debc:	00010bc4 	.word	0x00010bc4
    dec0:	20000000 	.word	0x20000000

0000dec4 <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    dec4:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    dec6:	2002      	movs	r0, #2
    dec8:	f7ff ff82 	bl	ddd0 <z_sys_device_do_config_level>
	if (boot_delay > 0 && IS_ENABLED(CONFIG_MULTITHREADING)) {
		printk("***** delaying boot " STRINGIFY(CONFIG_BOOT_DELAY)
		       "ms (per build configuration) *****\n");
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}
	PRINT_BOOT_BANNER();
    decc:	4807      	ldr	r0, [pc, #28]	; (deec <bg_thread_main+0x28>)
    dece:	f001 fe12 	bl	faf6 <printk>

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    ded2:	2003      	movs	r0, #3
    ded4:	f7ff ff7c 	bl	ddd0 <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
    ded8:	f000 fc1e 	bl	e718 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    dedc:	f001 fc34 	bl	f748 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    dee0:	4a03      	ldr	r2, [pc, #12]	; (def0 <bg_thread_main+0x2c>)
    dee2:	7b13      	ldrb	r3, [r2, #12]
    dee4:	f023 0301 	bic.w	r3, r3, #1
    dee8:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    deea:	bd08      	pop	{r3, pc}
    deec:	00010b72 	.word	0x00010b72
    def0:	200005c4 	.word	0x200005c4

0000def4 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    def4:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    def6:	4b37      	ldr	r3, [pc, #220]	; (dfd4 <z_cstart+0xe0>)
    def8:	b0a2      	sub	sp, #136	; 0x88
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    defa:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    defe:	2500      	movs	r5, #0
    df00:	23e0      	movs	r3, #224	; 0xe0
    df02:	4c35      	ldr	r4, [pc, #212]	; (dfd8 <z_cstart+0xe4>)

	/* perform any architecture-specific initialization */
	arch_kernel_init();

#ifdef CONFIG_MULTITHREADING
	struct k_thread dummy_thread = {
    df04:	2701      	movs	r7, #1
    df06:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    df0a:	77e5      	strb	r5, [r4, #31]
    df0c:	7625      	strb	r5, [r4, #24]
    df0e:	7665      	strb	r5, [r4, #25]
    df10:	76a5      	strb	r5, [r4, #26]
    df12:	76e5      	strb	r5, [r4, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    df14:	6a63      	ldr	r3, [r4, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    df16:	4e31      	ldr	r6, [pc, #196]	; (dfdc <z_cstart+0xe8>)
    df18:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    df1c:	6263      	str	r3, [r4, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    df1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    df20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    df24:	6263      	str	r3, [r4, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    df26:	63a5      	str	r5, [r4, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    df28:	f7ff fb22 	bl	d570 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    df2c:	f7ff f9ae 	bl	d28c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    df30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    df34:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    df36:	62e3      	str	r3, [r4, #44]	; 0x2c
	struct k_thread dummy_thread = {
    df38:	ab07      	add	r3, sp, #28
    df3a:	226c      	movs	r2, #108	; 0x6c
    df3c:	4629      	mov	r1, r5
    df3e:	4618      	mov	r0, r3
    df40:	f001 ffb2 	bl	fea8 <memset>
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current = &dummy_thread;
    df44:	4c26      	ldr	r4, [pc, #152]	; (dfe0 <z_cstart+0xec>)
	struct k_thread dummy_thread = {
    df46:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
	_current = &dummy_thread;
    df4a:	60a0      	str	r0, [r4, #8]
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    df4c:	4628      	mov	r0, r5
    df4e:	f7ff ff3f 	bl	ddd0 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    df52:	4638      	mov	r0, r7
    df54:	f7ff ff3c 	bl	ddd0 <z_sys_device_do_config_level>
	z_sched_init();
    df58:	f000 fb90 	bl	e67c <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    df5c:	4b21      	ldr	r3, [pc, #132]	; (dfe4 <z_cstart+0xf0>)
	_kernel.ready_q.cache = &z_main_thread;
    df5e:	6266      	str	r6, [r4, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    df60:	f44f 6280 	mov.w	r2, #1024	; 0x400
    df64:	e9cd 7304 	strd	r7, r3, [sp, #16]
    df68:	e9cd 5502 	strd	r5, r5, [sp, #8]
    df6c:	4b1e      	ldr	r3, [pc, #120]	; (dfe8 <z_cstart+0xf4>)
    df6e:	e9cd 5500 	strd	r5, r5, [sp]
    df72:	491e      	ldr	r1, [pc, #120]	; (dfec <z_cstart+0xf8>)
    df74:	4630      	mov	r0, r6
    df76:	f000 fbb7 	bl	e6e8 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    df7a:	7b73      	ldrb	r3, [r6, #13]
    df7c:	f023 0204 	bic.w	r2, r3, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    df80:	f013 0f1b 	tst.w	r3, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    df84:	7372      	strb	r2, [r6, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    df86:	d104      	bne.n	df92 <z_cstart+0x9e>
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    df88:	69b3      	ldr	r3, [r6, #24]
    df8a:	b913      	cbnz	r3, df92 <z_cstart+0x9e>
		z_add_thread_to_ready_q(thread);
    df8c:	4630      	mov	r0, r6
    df8e:	f000 fa07 	bl	e3a0 <z_add_thread_to_ready_q>
	z_setup_new_thread(thr, stack,
    df92:	4b17      	ldr	r3, [pc, #92]	; (dff0 <z_cstart+0xfc>)
    df94:	2201      	movs	r2, #1
    df96:	9305      	str	r3, [sp, #20]
    df98:	230f      	movs	r3, #15
    df9a:	e9cd 3203 	strd	r3, r2, [sp, #12]
    df9e:	2300      	movs	r3, #0
    dfa0:	4d14      	ldr	r5, [pc, #80]	; (dff4 <z_cstart+0x100>)
    dfa2:	e9cd 3301 	strd	r3, r3, [sp, #4]
    dfa6:	9300      	str	r3, [sp, #0]
    dfa8:	f44f 72a0 	mov.w	r2, #320	; 0x140
    dfac:	4b12      	ldr	r3, [pc, #72]	; (dff8 <z_cstart+0x104>)
    dfae:	4913      	ldr	r1, [pc, #76]	; (dffc <z_cstart+0x108>)
    dfb0:	4628      	mov	r0, r5
    dfb2:	f000 fb99 	bl	e6e8 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    dfb6:	7b6b      	ldrb	r3, [r5, #13]
	_kernel.cpus[0].idle_thread = &z_idle_thread;
    dfb8:	60e5      	str	r5, [r4, #12]
    dfba:	f023 0304 	bic.w	r3, r3, #4
    dfbe:	736b      	strb	r3, [r5, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    dfc0:	4b0f      	ldr	r3, [pc, #60]	; (e000 <z_cstart+0x10c>)
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    dfc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
	list->tail = (sys_dnode_t *)list;
    dfc6:	e9c4 3306 	strd	r3, r3, [r4, #24]
    dfca:	4908      	ldr	r1, [pc, #32]	; (dfec <z_cstart+0xf8>)
    dfcc:	4b06      	ldr	r3, [pc, #24]	; (dfe8 <z_cstart+0xf4>)
    dfce:	4803      	ldr	r0, [pc, #12]	; (dfdc <z_cstart+0xe8>)
    dfd0:	f7ff f93a 	bl	d248 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    dfd4:	200013d0 	.word	0x200013d0
    dfd8:	e000ed00 	.word	0xe000ed00
    dfdc:	200005c4 	.word	0x200005c4
    dfe0:	20000630 	.word	0x20000630
    dfe4:	00010bba 	.word	0x00010bba
    dfe8:	0000dec5 	.word	0x0000dec5
    dfec:	20000690 	.word	0x20000690
    dff0:	00010bbf 	.word	0x00010bbf
    dff4:	20000558 	.word	0x20000558
    dff8:	0000de49 	.word	0x0000de49
    dffc:	20000a90 	.word	0x20000a90
    e000:	20000648 	.word	0x20000648

0000e004 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    e004:	b570      	push	{r4, r5, r6, lr}
	slab->free_list = NULL;
    e006:	2400      	movs	r4, #0
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    e008:	4b0a      	ldr	r3, [pc, #40]	; (e034 <init_mem_slab_module+0x30>)
    e00a:	480b      	ldr	r0, [pc, #44]	; (e038 <init_mem_slab_module+0x34>)
    e00c:	4283      	cmp	r3, r0
    e00e:	d301      	bcc.n	e014 <init_mem_slab_module+0x10>
		create_free_list(slab);
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}
	return 0;
}
    e010:	2000      	movs	r0, #0
    e012:	bd70      	pop	{r4, r5, r6, pc}
	for (j = 0U; j < slab->num_blocks; j++) {
    e014:	2100      	movs	r1, #0
	p = slab->buffer;
    e016:	691a      	ldr	r2, [r3, #16]
	for (j = 0U; j < slab->num_blocks; j++) {
    e018:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    e01a:	615c      	str	r4, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    e01c:	42a9      	cmp	r1, r5
    e01e:	d101      	bne.n	e024 <init_mem_slab_module+0x20>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    e020:	331c      	adds	r3, #28
    e022:	e7f3      	b.n	e00c <init_mem_slab_module+0x8>
		*(char **)p = slab->free_list;
    e024:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    e026:	3101      	adds	r1, #1
		*(char **)p = slab->free_list;
    e028:	6016      	str	r6, [r2, #0]
		p += slab->block_size;
    e02a:	68de      	ldr	r6, [r3, #12]
		slab->free_list = p;
    e02c:	615a      	str	r2, [r3, #20]
		p += slab->block_size;
    e02e:	4432      	add	r2, r6
    e030:	e7f4      	b.n	e01c <init_mem_slab_module+0x18>
    e032:	bf00      	nop
    e034:	200014cc 	.word	0x200014cc
    e038:	200014cc 	.word	0x200014cc

0000e03c <k_mem_slab_alloc>:

	z_object_init(slab);
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, s32_t timeout)
{
    e03c:	b510      	push	{r4, lr}
    e03e:	4613      	mov	r3, r2
    e040:	460c      	mov	r4, r1
    e042:	f04f 0220 	mov.w	r2, #32
    e046:	f3ef 8111 	mrs	r1, BASEPRI
    e04a:	f382 8811 	msr	BASEPRI, r2
    e04e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    e052:	6942      	ldr	r2, [r0, #20]
    e054:	b15a      	cbz	r2, e06e <k_mem_slab_alloc+0x32>
		/* take a free block */
		*mem = slab->free_list;
    e056:	6022      	str	r2, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    e058:	6813      	ldr	r3, [r2, #0]
    e05a:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    e05c:	6983      	ldr	r3, [r0, #24]
    e05e:	3301      	adds	r3, #1
    e060:	6183      	str	r3, [r0, #24]
		result = 0;
    e062:	2000      	movs	r0, #0
	__asm__ volatile(
    e064:	f381 8811 	msr	BASEPRI, r1
    e068:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    e06c:	e00d      	b.n	e08a <k_mem_slab_alloc+0x4e>
	} else if (timeout == K_NO_WAIT) {
    e06e:	b91b      	cbnz	r3, e078 <k_mem_slab_alloc+0x3c>
		*mem = NULL;
    e070:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    e072:	f06f 000b 	mvn.w	r0, #11
    e076:	e7f5      	b.n	e064 <k_mem_slab_alloc+0x28>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    e078:	4602      	mov	r2, r0
    e07a:	4804      	ldr	r0, [pc, #16]	; (e08c <k_mem_slab_alloc+0x50>)
    e07c:	f000 faa8 	bl	e5d0 <z_pend_curr>
		if (result == 0) {
    e080:	b918      	cbnz	r0, e08a <k_mem_slab_alloc+0x4e>
			*mem = _current->base.swap_data;
    e082:	4b03      	ldr	r3, [pc, #12]	; (e090 <k_mem_slab_alloc+0x54>)
    e084:	689b      	ldr	r3, [r3, #8]
    e086:	695b      	ldr	r3, [r3, #20]
    e088:	6023      	str	r3, [r4, #0]
}
    e08a:	bd10      	pop	{r4, pc}
    e08c:	2000068d 	.word	0x2000068d
    e090:	20000630 	.word	0x20000630

0000e094 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    e094:	b570      	push	{r4, r5, r6, lr}
    e096:	4604      	mov	r4, r0
    e098:	460d      	mov	r5, r1
	__asm__ volatile(
    e09a:	f04f 0320 	mov.w	r3, #32
    e09e:	f3ef 8611 	mrs	r6, BASEPRI
    e0a2:	f383 8811 	msr	BASEPRI, r3
    e0a6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    e0aa:	f002 f817 	bl	100dc <z_unpend_first_thread>

	if (pending_thread != NULL) {
    e0ae:	b180      	cbz	r0, e0d2 <k_mem_slab_free+0x3e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    e0b0:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    e0b2:	682a      	ldr	r2, [r5, #0]
    e0b4:	6681      	str	r1, [r0, #104]	; 0x68
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    e0b6:	6142      	str	r2, [r0, #20]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    e0b8:	7b42      	ldrb	r2, [r0, #13]
    e0ba:	06d2      	lsls	r2, r2, #27
    e0bc:	d103      	bne.n	e0c6 <k_mem_slab_free+0x32>
	if (z_is_thread_ready(thread)) {
    e0be:	6983      	ldr	r3, [r0, #24]
    e0c0:	b90b      	cbnz	r3, e0c6 <k_mem_slab_free+0x32>
		z_add_thread_to_ready_q(thread);
    e0c2:	f000 f96d 	bl	e3a0 <z_add_thread_to_ready_q>
		z_ready_thread(pending_thread);
		z_reschedule(&lock, key);
    e0c6:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    e0c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    e0cc:	4807      	ldr	r0, [pc, #28]	; (e0ec <k_mem_slab_free+0x58>)
    e0ce:	f001 bfad 	b.w	1002c <z_reschedule>
		**(char ***)mem = slab->free_list;
    e0d2:	682b      	ldr	r3, [r5, #0]
    e0d4:	6962      	ldr	r2, [r4, #20]
    e0d6:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    e0d8:	682b      	ldr	r3, [r5, #0]
    e0da:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    e0dc:	69a3      	ldr	r3, [r4, #24]
    e0de:	3b01      	subs	r3, #1
    e0e0:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    e0e2:	f386 8811 	msr	BASEPRI, r6
    e0e6:	f3bf 8f6f 	isb	sy
}
    e0ea:	bd70      	pop	{r4, r5, r6, pc}
    e0ec:	2000068d 	.word	0x2000068d

0000e0f0 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, s32_t timeout)
{
    e0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e0f2:	4604      	mov	r4, r0
    e0f4:	460f      	mov	r7, r1
	__asm__ volatile(
    e0f6:	f04f 0320 	mov.w	r3, #32
    e0fa:	f3ef 8511 	mrs	r5, BASEPRI
    e0fe:	f383 8811 	msr	BASEPRI, r3
    e102:	f3bf 8f6f 	isb	sy
	bool resched = false;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    e106:	68c2      	ldr	r2, [r0, #12]
    e108:	4930      	ldr	r1, [pc, #192]	; (e1cc <z_impl_k_mutex_lock+0xdc>)
    e10a:	b15a      	cbz	r2, e124 <z_impl_k_mutex_lock+0x34>
    e10c:	6880      	ldr	r0, [r0, #8]
    e10e:	688e      	ldr	r6, [r1, #8]
    e110:	42b0      	cmp	r0, r6
    e112:	d015      	beq.n	e140 <z_impl_k_mutex_lock+0x50>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(timeout == (s32_t)K_NO_WAIT)) {
    e114:	b9b7      	cbnz	r7, e144 <z_impl_k_mutex_lock+0x54>
	__asm__ volatile(
    e116:	f385 8811 	msr	BASEPRI, r5
    e11a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    e11e:	f06f 000f 	mvn.w	r0, #15
    e122:	e00c      	b.n	e13e <z_impl_k_mutex_lock+0x4e>
					_current->base.prio :
    e124:	688b      	ldr	r3, [r1, #8]
    e126:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    e12a:	6123      	str	r3, [r4, #16]
		mutex->owner = _current;
    e12c:	688b      	ldr	r3, [r1, #8]
		mutex->lock_count++;
    e12e:	3201      	adds	r2, #1
    e130:	60e2      	str	r2, [r4, #12]
		mutex->owner = _current;
    e132:	60a3      	str	r3, [r4, #8]
    e134:	f385 8811 	msr	BASEPRI, r5
    e138:	f3bf 8f6f 	isb	sy
		return 0;
    e13c:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    e13e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					_current->base.prio :
    e140:	6923      	ldr	r3, [r4, #16]
    e142:	e7f2      	b.n	e12a <z_impl_k_mutex_lock+0x3a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    e144:	f990 300e 	ldrsb.w	r3, [r0, #14]
    e148:	f996 100e 	ldrsb.w	r1, [r6, #14]
    e14c:	4299      	cmp	r1, r3
    e14e:	bfa8      	it	ge
    e150:	4619      	movge	r1, r3
    e152:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    e156:	4299      	cmp	r1, r3
    e158:	da2b      	bge.n	e1b2 <z_impl_k_mutex_lock+0xc2>
		return z_set_prio(mutex->owner, new_prio);
    e15a:	f000 fa4d 	bl	e5f8 <z_set_prio>
    e15e:	4606      	mov	r6, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    e160:	463b      	mov	r3, r7
    e162:	4622      	mov	r2, r4
    e164:	4629      	mov	r1, r5
    e166:	481a      	ldr	r0, [pc, #104]	; (e1d0 <z_impl_k_mutex_lock+0xe0>)
    e168:	f000 fa32 	bl	e5d0 <z_pend_curr>
	if (got_mutex == 0) {
    e16c:	2800      	cmp	r0, #0
    e16e:	d0e6      	beq.n	e13e <z_impl_k_mutex_lock+0x4e>
	__asm__ volatile(
    e170:	f04f 0320 	mov.w	r3, #32
    e174:	f3ef 8511 	mrs	r5, BASEPRI
    e178:	f383 8811 	msr	BASEPRI, r3
    e17c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    e180:	6823      	ldr	r3, [r4, #0]
    e182:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e184:	429c      	cmp	r4, r3
    e186:	d007      	beq.n	e198 <z_impl_k_mutex_lock+0xa8>
		new_prio_for_inheritance(waiter->base.prio, new_prio) :
    e188:	b133      	cbz	r3, e198 <z_impl_k_mutex_lock+0xa8>
    e18a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    e18e:	4299      	cmp	r1, r3
    e190:	bfa8      	it	ge
    e192:	4619      	movge	r1, r3
    e194:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    e198:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    e19a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    e19e:	4299      	cmp	r1, r3
    e1a0:	d109      	bne.n	e1b6 <z_impl_k_mutex_lock+0xc6>
	if (resched) {
    e1a2:	b16e      	cbz	r6, e1c0 <z_impl_k_mutex_lock+0xd0>
		z_reschedule(&lock, key);
    e1a4:	4629      	mov	r1, r5
    e1a6:	480a      	ldr	r0, [pc, #40]	; (e1d0 <z_impl_k_mutex_lock+0xe0>)
    e1a8:	f001 ff40 	bl	1002c <z_reschedule>
	return -EAGAIN;
    e1ac:	f06f 000a 	mvn.w	r0, #10
    e1b0:	e7c5      	b.n	e13e <z_impl_k_mutex_lock+0x4e>
	bool resched = false;
    e1b2:	2600      	movs	r6, #0
    e1b4:	e7d4      	b.n	e160 <z_impl_k_mutex_lock+0x70>
		return z_set_prio(mutex->owner, new_prio);
    e1b6:	f000 fa1f 	bl	e5f8 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    e1ba:	2800      	cmp	r0, #0
    e1bc:	d1f2      	bne.n	e1a4 <z_impl_k_mutex_lock+0xb4>
    e1be:	e7f0      	b.n	e1a2 <z_impl_k_mutex_lock+0xb2>
	__asm__ volatile(
    e1c0:	f385 8811 	msr	BASEPRI, r5
    e1c4:	f3bf 8f6f 	isb	sy
    e1c8:	e7f0      	b.n	e1ac <z_impl_k_mutex_lock+0xbc>
    e1ca:	bf00      	nop
    e1cc:	20000630 	.word	0x20000630
    e1d0:	2000068d 	.word	0x2000068d

0000e1d4 <z_impl_k_mutex_unlock>:
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    e1d4:	4b1e      	ldr	r3, [pc, #120]	; (e250 <z_impl_k_mutex_unlock+0x7c>)
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

void z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    e1d6:	b570      	push	{r4, r5, r6, lr}
    e1d8:	689a      	ldr	r2, [r3, #8]
    e1da:	4604      	mov	r4, r0
    e1dc:	7bd3      	ldrb	r3, [r2, #15]
    e1de:	3b01      	subs	r3, #1
    e1e0:	73d3      	strb	r3, [r2, #15]
	sys_trace_void(SYS_TRACE_ID_MUTEX_UNLOCK);
	z_sched_lock();

	K_DEBUG("mutex %p lock_count: %d\n", mutex, mutex->lock_count);

	if (mutex->lock_count - 1U != 0U) {
    e1e2:	68c3      	ldr	r3, [r0, #12]
    e1e4:	2b01      	cmp	r3, #1
    e1e6:	d005      	beq.n	e1f4 <z_impl_k_mutex_unlock+0x20>
		mutex->lock_count--;
    e1e8:	3b01      	subs	r3, #1
    e1ea:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	k_sched_unlock();
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);
}
    e1ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	k_sched_unlock();
    e1f0:	f000 b8ba 	b.w	e368 <k_sched_unlock>
	__asm__ volatile(
    e1f4:	f04f 0320 	mov.w	r3, #32
    e1f8:	f3ef 8611 	mrs	r6, BASEPRI
    e1fc:	f383 8811 	msr	BASEPRI, r3
    e200:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    e204:	6901      	ldr	r1, [r0, #16]
    e206:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    e208:	f990 300e 	ldrsb.w	r3, [r0, #14]
    e20c:	4299      	cmp	r1, r3
    e20e:	d001      	beq.n	e214 <z_impl_k_mutex_unlock+0x40>
		return z_set_prio(mutex->owner, new_prio);
    e210:	f000 f9f2 	bl	e5f8 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    e214:	4620      	mov	r0, r4
    e216:	f001 ff61 	bl	100dc <z_unpend_first_thread>
    e21a:	4605      	mov	r5, r0
	mutex->owner = new_owner;
    e21c:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    e21e:	b180      	cbz	r0, e242 <z_impl_k_mutex_unlock+0x6e>
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    e220:	7b43      	ldrb	r3, [r0, #13]
    e222:	06db      	lsls	r3, r3, #27
    e224:	d103      	bne.n	e22e <z_impl_k_mutex_unlock+0x5a>
	if (z_is_thread_ready(thread)) {
    e226:	6983      	ldr	r3, [r0, #24]
    e228:	b90b      	cbnz	r3, e22e <z_impl_k_mutex_unlock+0x5a>
		z_add_thread_to_ready_q(thread);
    e22a:	f000 f8b9 	bl	e3a0 <z_add_thread_to_ready_q>
	__asm__ volatile(
    e22e:	f386 8811 	msr	BASEPRI, r6
    e232:	f3bf 8f6f 	isb	sy
    e236:	2300      	movs	r3, #0
    e238:	66ab      	str	r3, [r5, #104]	; 0x68
		mutex->owner_orig_prio = new_owner->base.prio;
    e23a:	f995 300e 	ldrsb.w	r3, [r5, #14]
    e23e:	6123      	str	r3, [r4, #16]
    e240:	e7d4      	b.n	e1ec <z_impl_k_mutex_unlock+0x18>
		mutex->lock_count = 0U;
    e242:	60e0      	str	r0, [r4, #12]
    e244:	f386 8811 	msr	BASEPRI, r6
    e248:	f3bf 8f6f 	isb	sy
    e24c:	e7ce      	b.n	e1ec <z_impl_k_mutex_unlock+0x18>
    e24e:	bf00      	nop
    e250:	20000630 	.word	0x20000630

0000e254 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    e254:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    e256:	4c08      	ldr	r4, [pc, #32]	; (e278 <z_reset_time_slice+0x24>)
    e258:	6823      	ldr	r3, [r4, #0]
    e25a:	b15b      	cbz	r3, e274 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    e25c:	f7fe fc0c 	bl	ca78 <z_clock_elapsed>
    e260:	6823      	ldr	r3, [r4, #0]
    e262:	4a06      	ldr	r2, [pc, #24]	; (e27c <z_reset_time_slice+0x28>)
    e264:	4418      	add	r0, r3
    e266:	6110      	str	r0, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    e268:	2100      	movs	r1, #0
	}
}
    e26a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    e26e:	4618      	mov	r0, r3
    e270:	f001 bfbe 	b.w	101f0 <z_set_timeout_expiry>
}
    e274:	bd10      	pop	{r4, pc}
    e276:	bf00      	nop
    e278:	20000668 	.word	0x20000668
    e27c:	20000630 	.word	0x20000630

0000e280 <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    e280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e282:	460d      	mov	r5, r1
	__asm__ volatile(
    e284:	f04f 0320 	mov.w	r3, #32
    e288:	f3ef 8411 	mrs	r4, BASEPRI
    e28c:	f383 8811 	msr	BASEPRI, r3
    e290:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    e294:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    e298:	f240 36e7 	movw	r6, #999	; 0x3e7
    e29c:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    e29e:	2200      	movs	r2, #0
    e2a0:	fbe1 6700 	umlal	r6, r7, r1, r0
    e2a4:	4b09      	ldr	r3, [pc, #36]	; (e2cc <k_sched_time_slice_set+0x4c>)
    e2a6:	4630      	mov	r0, r6
    e2a8:	611a      	str	r2, [r3, #16]
    e2aa:	4639      	mov	r1, r7
    e2ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e2b0:	2300      	movs	r3, #0
    e2b2:	f7fe f8b5 	bl	c420 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    e2b6:	4b06      	ldr	r3, [pc, #24]	; (e2d0 <k_sched_time_slice_set+0x50>)
    e2b8:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    e2ba:	4b06      	ldr	r3, [pc, #24]	; (e2d4 <k_sched_time_slice_set+0x54>)
    e2bc:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    e2be:	f7ff ffc9 	bl	e254 <z_reset_time_slice>
	__asm__ volatile(
    e2c2:	f384 8811 	msr	BASEPRI, r4
    e2c6:	f3bf 8f6f 	isb	sy
	}
}
    e2ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e2cc:	20000630 	.word	0x20000630
    e2d0:	20000668 	.word	0x20000668
    e2d4:	20000664 	.word	0x20000664

0000e2d8 <k_sched_lock>:
	__asm__ volatile(
    e2d8:	f04f 0320 	mov.w	r3, #32
    e2dc:	f3ef 8111 	mrs	r1, BASEPRI
    e2e0:	f383 8811 	msr	BASEPRI, r3
    e2e4:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    e2e8:	4b04      	ldr	r3, [pc, #16]	; (e2fc <k_sched_lock+0x24>)
    e2ea:	689a      	ldr	r2, [r3, #8]
    e2ec:	7bd3      	ldrb	r3, [r2, #15]
    e2ee:	3b01      	subs	r3, #1
    e2f0:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    e2f2:	f381 8811 	msr	BASEPRI, r1
    e2f6:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    e2fa:	4770      	bx	lr
    e2fc:	20000630 	.word	0x20000630

0000e300 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    e300:	4b09      	ldr	r3, [pc, #36]	; (e328 <z_priq_dumb_remove+0x28>)
    e302:	f103 0228 	add.w	r2, r3, #40	; 0x28
    e306:	4282      	cmp	r2, r0
    e308:	d105      	bne.n	e316 <z_priq_dumb_remove+0x16>
    e30a:	689b      	ldr	r3, [r3, #8]
    e30c:	428b      	cmp	r3, r1
    e30e:	d102      	bne.n	e316 <z_priq_dumb_remove+0x16>
    e310:	7b4b      	ldrb	r3, [r1, #13]
    e312:	06db      	lsls	r3, r3, #27
    e314:	d106      	bne.n	e324 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    e316:	e9d1 3200 	ldrd	r3, r2, [r1]
    e31a:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    e31c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    e31e:	2300      	movs	r3, #0
	node->prev = NULL;
    e320:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    e324:	4770      	bx	lr
    e326:	bf00      	nop
    e328:	20000630 	.word	0x20000630

0000e32c <update_cache>:
{
    e32c:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    e32e:	4c0d      	ldr	r4, [pc, #52]	; (e364 <update_cache+0x38>)
{
    e330:	4602      	mov	r2, r0
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    e332:	f104 0028 	add.w	r0, r4, #40	; 0x28
    e336:	f001 fe9a 	bl	1006e <z_priq_dumb_best>
	return th ? th : _current_cpu->idle_thread;
    e33a:	4605      	mov	r5, r0
    e33c:	b900      	cbnz	r0, e340 <update_cache+0x14>
    e33e:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    e340:	68a3      	ldr	r3, [r4, #8]
    e342:	b94a      	cbnz	r2, e358 <update_cache+0x2c>
	if (z_is_thread_prevented_from_running(_current)) {
    e344:	7b5a      	ldrb	r2, [r3, #13]
    e346:	06d2      	lsls	r2, r2, #27
    e348:	d106      	bne.n	e358 <update_cache+0x2c>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    e34a:	69aa      	ldr	r2, [r5, #24]
    e34c:	b922      	cbnz	r2, e358 <update_cache+0x2c>
	if (is_preempt(_current) || is_metairq(th)) {
    e34e:	89da      	ldrh	r2, [r3, #14]
    e350:	2a7f      	cmp	r2, #127	; 0x7f
    e352:	d901      	bls.n	e358 <update_cache+0x2c>
		_kernel.ready_q.cache = _current;
    e354:	6263      	str	r3, [r4, #36]	; 0x24
}
    e356:	bd38      	pop	{r3, r4, r5, pc}
		if (th != _current) {
    e358:	429d      	cmp	r5, r3
    e35a:	d001      	beq.n	e360 <update_cache+0x34>
			z_reset_time_slice();
    e35c:	f7ff ff7a 	bl	e254 <z_reset_time_slice>
		_kernel.ready_q.cache = th;
    e360:	6265      	str	r5, [r4, #36]	; 0x24
}
    e362:	e7f8      	b.n	e356 <update_cache+0x2a>
    e364:	20000630 	.word	0x20000630

0000e368 <k_sched_unlock>:
{
    e368:	b510      	push	{r4, lr}
	__asm__ volatile(
    e36a:	f04f 0320 	mov.w	r3, #32
    e36e:	f3ef 8411 	mrs	r4, BASEPRI
    e372:	f383 8811 	msr	BASEPRI, r3
    e376:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    e37a:	4b08      	ldr	r3, [pc, #32]	; (e39c <k_sched_unlock+0x34>)
		update_cache(0);
    e37c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    e37e:	689a      	ldr	r2, [r3, #8]
    e380:	7bd3      	ldrb	r3, [r2, #15]
    e382:	3301      	adds	r3, #1
    e384:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    e386:	f7ff ffd1 	bl	e32c <update_cache>
	__asm__ volatile(
    e38a:	f384 8811 	msr	BASEPRI, r4
    e38e:	f3bf 8f6f 	isb	sy
}
    e392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    e396:	f001 be60 	b.w	1005a <z_reschedule_unlocked>
    e39a:	bf00      	nop
    e39c:	20000630 	.word	0x20000630

0000e3a0 <z_add_thread_to_ready_q>:
{
    e3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    e3a2:	f04f 0320 	mov.w	r3, #32
    e3a6:	f3ef 8411 	mrs	r4, BASEPRI
    e3aa:	f383 8811 	msr	BASEPRI, r3
    e3ae:	f3bf 8f6f 	isb	sy
	return list->head == list;
    e3b2:	4a15      	ldr	r2, [pc, #84]	; (e408 <z_add_thread_to_ready_q+0x68>)
    e3b4:	4611      	mov	r1, r2
    e3b6:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e3ba:	428b      	cmp	r3, r1
    e3bc:	d01d      	beq.n	e3fa <z_add_thread_to_ready_q+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e3be:	b1e3      	cbz	r3, e3fa <z_add_thread_to_ready_q+0x5a>
    e3c0:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    e3c2:	f990 500e 	ldrsb.w	r5, [r0, #14]
    e3c6:	f993 700e 	ldrsb.w	r7, [r3, #14]
    e3ca:	42af      	cmp	r7, r5
    e3cc:	dd10      	ble.n	e3f0 <z_add_thread_to_ready_q+0x50>
	node->prev = successor->prev;
    e3ce:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    e3d0:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    e3d4:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    e3d6:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    e3d8:	7b43      	ldrb	r3, [r0, #13]
    e3da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    e3de:	7343      	strb	r3, [r0, #13]
		update_cache(0);
    e3e0:	2000      	movs	r0, #0
    e3e2:	f7ff ffa3 	bl	e32c <update_cache>
	__asm__ volatile(
    e3e6:	f384 8811 	msr	BASEPRI, r4
    e3ea:	f3bf 8f6f 	isb	sy
}
    e3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    e3f0:	42b3      	cmp	r3, r6
    e3f2:	d002      	beq.n	e3fa <z_add_thread_to_ready_q+0x5a>
    e3f4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e3f6:	2b00      	cmp	r3, #0
    e3f8:	d1e5      	bne.n	e3c6 <z_add_thread_to_ready_q+0x26>
	node->prev = list->tail;
    e3fa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    e3fc:	6001      	str	r1, [r0, #0]
	node->prev = list->tail;
    e3fe:	6043      	str	r3, [r0, #4]
	list->tail->next = node;
    e400:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    e402:	6018      	str	r0, [r3, #0]
	list->tail = node;
    e404:	62d0      	str	r0, [r2, #44]	; 0x2c
    e406:	e7e7      	b.n	e3d8 <z_add_thread_to_ready_q+0x38>
    e408:	20000630 	.word	0x20000630

0000e40c <z_move_thread_to_end_of_prio_q>:
{
    e40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e40e:	4604      	mov	r4, r0
	__asm__ volatile(
    e410:	f04f 0320 	mov.w	r3, #32
    e414:	f3ef 8511 	mrs	r5, BASEPRI
    e418:	f383 8811 	msr	BASEPRI, r3
    e41c:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    e420:	7b43      	ldrb	r3, [r0, #13]
    e422:	065a      	lsls	r2, r3, #25
    e424:	d503      	bpl.n	e42e <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    e426:	4601      	mov	r1, r0
    e428:	4817      	ldr	r0, [pc, #92]	; (e488 <z_move_thread_to_end_of_prio_q+0x7c>)
    e42a:	f7ff ff69 	bl	e300 <z_priq_dumb_remove>
	return list->head == list;
    e42e:	4a17      	ldr	r2, [pc, #92]	; (e48c <z_move_thread_to_end_of_prio_q+0x80>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e430:	f102 0128 	add.w	r1, r2, #40	; 0x28
    e434:	e9d2 300a 	ldrd	r3, r0, [r2, #40]	; 0x28
    e438:	428b      	cmp	r3, r1
    e43a:	d01f      	beq.n	e47c <z_move_thread_to_end_of_prio_q+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e43c:	b1f3      	cbz	r3, e47c <z_move_thread_to_end_of_prio_q+0x70>
	if (t1->base.prio < t2->base.prio) {
    e43e:	f994 600e 	ldrsb.w	r6, [r4, #14]
    e442:	f993 700e 	ldrsb.w	r7, [r3, #14]
    e446:	42b7      	cmp	r7, r6
    e448:	dd13      	ble.n	e472 <z_move_thread_to_end_of_prio_q+0x66>
	node->prev = successor->prev;
    e44a:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    e44c:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    e450:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    e452:	605c      	str	r4, [r3, #4]
    e454:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
    e456:	6890      	ldr	r0, [r2, #8]
    e458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    e45c:	7363      	strb	r3, [r4, #13]
    e45e:	1b03      	subs	r3, r0, r4
    e460:	4258      	negs	r0, r3
    e462:	4158      	adcs	r0, r3
    e464:	f7ff ff62 	bl	e32c <update_cache>
	__asm__ volatile(
    e468:	f385 8811 	msr	BASEPRI, r5
    e46c:	f3bf 8f6f 	isb	sy
}
    e470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    e472:	4298      	cmp	r0, r3
    e474:	d002      	beq.n	e47c <z_move_thread_to_end_of_prio_q+0x70>
    e476:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e478:	2b00      	cmp	r3, #0
    e47a:	d1e2      	bne.n	e442 <z_move_thread_to_end_of_prio_q+0x36>
	node->prev = list->tail;
    e47c:	e9c4 1000 	strd	r1, r0, [r4]
	list->tail->next = node;
    e480:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    e482:	601c      	str	r4, [r3, #0]
	list->tail = node;
    e484:	62d4      	str	r4, [r2, #44]	; 0x2c
    e486:	e7e5      	b.n	e454 <z_move_thread_to_end_of_prio_q+0x48>
    e488:	20000658 	.word	0x20000658
    e48c:	20000630 	.word	0x20000630

0000e490 <z_time_slice>:
	if (pending_current == _current) {
    e490:	4a15      	ldr	r2, [pc, #84]	; (e4e8 <z_time_slice+0x58>)
    e492:	4916      	ldr	r1, [pc, #88]	; (e4ec <z_time_slice+0x5c>)
{
    e494:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    e496:	680c      	ldr	r4, [r1, #0]
    e498:	6893      	ldr	r3, [r2, #8]
    e49a:	42a3      	cmp	r3, r4
    e49c:	4614      	mov	r4, r2
    e49e:	d103      	bne.n	e4a8 <z_time_slice+0x18>
}
    e4a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    e4a4:	f7ff bed6 	b.w	e254 <z_reset_time_slice>
	pending_current = NULL;
    e4a8:	2500      	movs	r5, #0
    e4aa:	600d      	str	r5, [r1, #0]
	if (slice_time && sliceable(_current)) {
    e4ac:	4910      	ldr	r1, [pc, #64]	; (e4f0 <z_time_slice+0x60>)
    e4ae:	6809      	ldr	r1, [r1, #0]
    e4b0:	b1b9      	cbz	r1, e4e2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(t);
    e4b2:	89d9      	ldrh	r1, [r3, #14]
    e4b4:	297f      	cmp	r1, #127	; 0x7f
    e4b6:	d814      	bhi.n	e4e2 <z_time_slice+0x52>
		&& !z_is_prio_higher(t->base.prio, slice_max_prio)
    e4b8:	490e      	ldr	r1, [pc, #56]	; (e4f4 <z_time_slice+0x64>)
    e4ba:	f993 500e 	ldrsb.w	r5, [r3, #14]
    e4be:	6809      	ldr	r1, [r1, #0]
    e4c0:	428d      	cmp	r5, r1
    e4c2:	db0e      	blt.n	e4e2 <z_time_slice+0x52>
		&& !z_is_idle_thread_object(t)
    e4c4:	490c      	ldr	r1, [pc, #48]	; (e4f8 <z_time_slice+0x68>)
    e4c6:	428b      	cmp	r3, r1
    e4c8:	d00b      	beq.n	e4e2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(t);
    e4ca:	6999      	ldr	r1, [r3, #24]
    e4cc:	b949      	cbnz	r1, e4e2 <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    e4ce:	6911      	ldr	r1, [r2, #16]
    e4d0:	4281      	cmp	r1, r0
    e4d2:	dc03      	bgt.n	e4dc <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    e4d4:	4618      	mov	r0, r3
    e4d6:	f7ff ff99 	bl	e40c <z_move_thread_to_end_of_prio_q>
    e4da:	e7e1      	b.n	e4a0 <z_time_slice+0x10>
			_current_cpu->slice_ticks -= ticks;
    e4dc:	1a09      	subs	r1, r1, r0
    e4de:	6111      	str	r1, [r2, #16]
}
    e4e0:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    e4e2:	2300      	movs	r3, #0
    e4e4:	6123      	str	r3, [r4, #16]
    e4e6:	e7fb      	b.n	e4e0 <z_time_slice+0x50>
    e4e8:	20000630 	.word	0x20000630
    e4ec:	20000660 	.word	0x20000660
    e4f0:	20000668 	.word	0x20000668
    e4f4:	20000664 	.word	0x20000664
    e4f8:	20000558 	.word	0x20000558

0000e4fc <z_remove_thread_from_ready_q>:
{
    e4fc:	b538      	push	{r3, r4, r5, lr}
    e4fe:	4604      	mov	r4, r0
	__asm__ volatile(
    e500:	f04f 0320 	mov.w	r3, #32
    e504:	f3ef 8511 	mrs	r5, BASEPRI
    e508:	f383 8811 	msr	BASEPRI, r3
    e50c:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    e510:	7b43      	ldrb	r3, [r0, #13]
    e512:	065a      	lsls	r2, r3, #25
    e514:	d507      	bpl.n	e526 <z_remove_thread_from_ready_q+0x2a>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    e516:	4601      	mov	r1, r0
    e518:	4809      	ldr	r0, [pc, #36]	; (e540 <z_remove_thread_from_ready_q+0x44>)
    e51a:	f7ff fef1 	bl	e300 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    e51e:	7b63      	ldrb	r3, [r4, #13]
    e520:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    e524:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    e526:	4b07      	ldr	r3, [pc, #28]	; (e544 <z_remove_thread_from_ready_q+0x48>)
    e528:	6898      	ldr	r0, [r3, #8]
    e52a:	1b03      	subs	r3, r0, r4
    e52c:	4258      	negs	r0, r3
    e52e:	4158      	adcs	r0, r3
    e530:	f7ff fefc 	bl	e32c <update_cache>
	__asm__ volatile(
    e534:	f385 8811 	msr	BASEPRI, r5
    e538:	f3bf 8f6f 	isb	sy
}
    e53c:	bd38      	pop	{r3, r4, r5, pc}
    e53e:	bf00      	nop
    e540:	20000658 	.word	0x20000658
    e544:	20000630 	.word	0x20000630

0000e548 <pend>:
{
    e548:	b570      	push	{r4, r5, r6, lr}
    e54a:	4604      	mov	r4, r0
    e54c:	460d      	mov	r5, r1
    e54e:	4616      	mov	r6, r2
	z_remove_thread_from_ready_q(thread);
    e550:	f7ff ffd4 	bl	e4fc <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_PENDING;
    e554:	7b63      	ldrb	r3, [r4, #13]
    e556:	f043 0302 	orr.w	r3, r3, #2
    e55a:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    e55c:	b17d      	cbz	r5, e57e <pend+0x36>
	return list->head == list;
    e55e:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    e560:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e562:	429d      	cmp	r5, r3
    e564:	d029      	beq.n	e5ba <pend+0x72>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e566:	b343      	cbz	r3, e5ba <pend+0x72>
	if (t1->base.prio < t2->base.prio) {
    e568:	f994 200e 	ldrsb.w	r2, [r4, #14]
    e56c:	f993 100e 	ldrsb.w	r1, [r3, #14]
    e570:	4291      	cmp	r1, r2
    e572:	dd1c      	ble.n	e5ae <pend+0x66>
	node->prev = successor->prev;
    e574:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    e576:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    e57a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    e57c:	605c      	str	r4, [r3, #4]
	if (timeout != K_FOREVER) {
    e57e:	1c73      	adds	r3, r6, #1
    e580:	d022      	beq.n	e5c8 <pend+0x80>
    e582:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    e586:	f240 30e7 	movw	r0, #999	; 0x3e7
    e58a:	2100      	movs	r1, #0
    e58c:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    e590:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e594:	fbc5 0106 	smlal	r0, r1, r5, r6
    e598:	2300      	movs	r3, #0
    e59a:	f7fd ff41 	bl	c420 <__aeabi_uldivmod>

extern void z_thread_timeout(struct _timeout *to);

static inline void z_add_thread_timeout(struct k_thread *th, s32_t ticks)
{
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    e59e:	490b      	ldr	r1, [pc, #44]	; (e5cc <pend+0x84>)
    e5a0:	1c42      	adds	r2, r0, #1
    e5a2:	f104 0018 	add.w	r0, r4, #24
}
    e5a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    e5aa:	f000 b949 	b.w	e840 <z_add_timeout>
	return (node == list->tail) ? NULL : node->next;
    e5ae:	6869      	ldr	r1, [r5, #4]
    e5b0:	428b      	cmp	r3, r1
    e5b2:	d002      	beq.n	e5ba <pend+0x72>
    e5b4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e5b6:	2b00      	cmp	r3, #0
    e5b8:	d1d8      	bne.n	e56c <pend+0x24>
	node->prev = list->tail;
    e5ba:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    e5bc:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    e5be:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    e5c0:	686b      	ldr	r3, [r5, #4]
    e5c2:	601c      	str	r4, [r3, #0]
	list->tail = node;
    e5c4:	606c      	str	r4, [r5, #4]
    e5c6:	e7da      	b.n	e57e <pend+0x36>
}
    e5c8:	bd70      	pop	{r4, r5, r6, pc}
    e5ca:	bf00      	nop
    e5cc:	0001007b 	.word	0x0001007b

0000e5d0 <z_pend_curr>:
{
    e5d0:	b510      	push	{r4, lr}
    e5d2:	460c      	mov	r4, r1
    e5d4:	4611      	mov	r1, r2
	pending_current = _current;
    e5d6:	4a06      	ldr	r2, [pc, #24]	; (e5f0 <z_pend_curr+0x20>)
    e5d8:	6890      	ldr	r0, [r2, #8]
    e5da:	4a06      	ldr	r2, [pc, #24]	; (e5f4 <z_pend_curr+0x24>)
    e5dc:	6010      	str	r0, [r2, #0]
	pend(_current, wait_q, timeout);
    e5de:	461a      	mov	r2, r3
    e5e0:	f7ff ffb2 	bl	e548 <pend>
    e5e4:	4620      	mov	r0, r4
}
    e5e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    e5ea:	f7fe bd8f 	b.w	d10c <arch_swap>
    e5ee:	bf00      	nop
    e5f0:	20000630 	.word	0x20000630
    e5f4:	20000660 	.word	0x20000660

0000e5f8 <z_set_prio>:
{
    e5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e5fc:	4604      	mov	r4, r0
	__asm__ volatile(
    e5fe:	f04f 0320 	mov.w	r3, #32
    e602:	f3ef 8911 	mrs	r9, BASEPRI
    e606:	f383 8811 	msr	BASEPRI, r3
    e60a:	f3bf 8f6f 	isb	sy
		need_sched = z_is_thread_ready(thread);
    e60e:	f001 fceb 	bl	ffe8 <z_is_thread_ready>
		if (need_sched) {
    e612:	b24e      	sxtb	r6, r1
    e614:	4680      	mov	r8, r0
    e616:	b360      	cbz	r0, e672 <z_set_prio+0x7a>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    e618:	4d17      	ldr	r5, [pc, #92]	; (e678 <z_set_prio+0x80>)
    e61a:	4621      	mov	r1, r4
    e61c:	f105 0728 	add.w	r7, r5, #40	; 0x28
    e620:	4638      	mov	r0, r7
    e622:	f7ff fe6d 	bl	e300 <z_priq_dumb_remove>
	return list->head == list;
    e626:	6aab      	ldr	r3, [r5, #40]	; 0x28
				thread->base.prio = prio;
    e628:	73a6      	strb	r6, [r4, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e62a:	42bb      	cmp	r3, r7
    e62c:	462a      	mov	r2, r5
    e62e:	d019      	beq.n	e664 <z_set_prio+0x6c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e630:	b1c3      	cbz	r3, e664 <z_set_prio+0x6c>
    e632:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    e634:	f993 000e 	ldrsb.w	r0, [r3, #14]
    e638:	42b0      	cmp	r0, r6
    e63a:	dd0e      	ble.n	e65a <z_set_prio+0x62>
	node->prev = successor->prev;
    e63c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    e63e:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    e642:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    e644:	605c      	str	r4, [r3, #4]
			update_cache(1);
    e646:	2001      	movs	r0, #1
    e648:	f7ff fe70 	bl	e32c <update_cache>
	__asm__ volatile(
    e64c:	f389 8811 	msr	BASEPRI, r9
    e650:	f3bf 8f6f 	isb	sy
}
    e654:	4640      	mov	r0, r8
    e656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return (node == list->tail) ? NULL : node->next;
    e65a:	4299      	cmp	r1, r3
    e65c:	d002      	beq.n	e664 <z_set_prio+0x6c>
    e65e:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e660:	2b00      	cmp	r3, #0
    e662:	d1e7      	bne.n	e634 <z_set_prio+0x3c>
	node->prev = list->tail;
    e664:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    e666:	6027      	str	r7, [r4, #0]
	node->prev = list->tail;
    e668:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    e66a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    e66c:	601c      	str	r4, [r3, #0]
	list->tail = node;
    e66e:	62d4      	str	r4, [r2, #44]	; 0x2c
    e670:	e7e9      	b.n	e646 <z_set_prio+0x4e>
			thread->base.prio = prio;
    e672:	73a6      	strb	r6, [r4, #14]
    e674:	e7ea      	b.n	e64c <z_set_prio+0x54>
    e676:	bf00      	nop
    e678:	20000630 	.word	0x20000630

0000e67c <z_sched_init>:
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    e67c:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    e67e:	4b04      	ldr	r3, [pc, #16]	; (e690 <z_sched_init+0x14>)
    e680:	4608      	mov	r0, r1
    e682:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    e686:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    e68a:	f7ff bdf9 	b.w	e280 <k_sched_time_slice_set>
    e68e:	bf00      	nop
    e690:	20000630 	.word	0x20000630

0000e694 <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    e694:	4b01      	ldr	r3, [pc, #4]	; (e69c <z_impl_k_current_get+0x8>)
    e696:	6898      	ldr	r0, [r3, #8]
    e698:	4770      	bx	lr
    e69a:	bf00      	nop
    e69c:	20000630 	.word	0x20000630

0000e6a0 <z_impl_k_thread_start>:
}
#endif

#ifdef CONFIG_MULTITHREADING
void z_impl_k_thread_start(struct k_thread *thread)
{
    e6a0:	b510      	push	{r4, lr}
    e6a2:	4602      	mov	r2, r0
	__asm__ volatile(
    e6a4:	f04f 0320 	mov.w	r3, #32
    e6a8:	f3ef 8411 	mrs	r4, BASEPRI
    e6ac:	f383 8811 	msr	BASEPRI, r3
    e6b0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); /* protect kernel queues */

	if (z_has_thread_started(thread)) {
    e6b4:	7b43      	ldrb	r3, [r0, #13]
    e6b6:	0759      	lsls	r1, r3, #29
    e6b8:	d404      	bmi.n	e6c4 <z_impl_k_thread_start+0x24>
	__asm__ volatile(
    e6ba:	f384 8811 	msr	BASEPRI, r4
    e6be:	f3bf 8f6f 	isb	sy
	}

	z_mark_thread_as_started(thread);
	z_ready_thread(thread);
	z_reschedule(&lock, key);
}
    e6c2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    e6c4:	f023 0304 	bic.w	r3, r3, #4
    e6c8:	7343      	strb	r3, [r0, #13]
	if (z_is_thread_ready(thread)) {
    e6ca:	f001 fd34 	bl	10136 <z_is_thread_ready>
    e6ce:	b110      	cbz	r0, e6d6 <z_impl_k_thread_start+0x36>
		z_add_thread_to_ready_q(thread);
    e6d0:	4610      	mov	r0, r2
    e6d2:	f7ff fe65 	bl	e3a0 <z_add_thread_to_ready_q>
	z_reschedule(&lock, key);
    e6d6:	4621      	mov	r1, r4
}
    e6d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&lock, key);
    e6dc:	4801      	ldr	r0, [pc, #4]	; (e6e4 <z_impl_k_thread_start+0x44>)
    e6de:	f001 bca5 	b.w	1002c <z_reschedule>
    e6e2:	bf00      	nop
    e6e4:	2000068d 	.word	0x2000068d

0000e6e8 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    e6e8:	b530      	push	{r4, r5, lr}
    e6ea:	b087      	sub	sp, #28
	stack_size = STACK_ROUND_DOWN(stack_size
			- sizeof(*new_thread->userspace_local_data));
#endif
#endif

	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    e6ec:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    e6ee:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    e6f0:	9504      	str	r5, [sp, #16]
    e6f2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    e6f4:	9503      	str	r5, [sp, #12]
    e6f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    e6f8:	9502      	str	r5, [sp, #8]
    e6fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    e6fc:	9501      	str	r5, [sp, #4]
    e6fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    e700:	9500      	str	r5, [sp, #0]
    e702:	f7fe fd7f 	bl	d204 <arch_new_thread>
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    e706:	4b03      	ldr	r3, [pc, #12]	; (e714 <z_setup_new_thread+0x2c>)
    e708:	689b      	ldr	r3, [r3, #8]
    e70a:	b103      	cbz	r3, e70e <z_setup_new_thread+0x26>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    e70c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    e70e:	6623      	str	r3, [r4, #96]	; 0x60
	sys_trace_thread_create(new_thread);
}
    e710:	b007      	add	sp, #28
    e712:	bd30      	pop	{r4, r5, pc}
    e714:	20000630 	.word	0x20000630

0000e718 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    e718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    e71c:	4e28      	ldr	r6, [pc, #160]	; (e7c0 <z_init_static_threads+0xa8>)
    e71e:	4d29      	ldr	r5, [pc, #164]	; (e7c4 <z_init_static_threads+0xac>)
    e720:	46b0      	mov	r8, r6
{
    e722:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    e724:	42b5      	cmp	r5, r6
    e726:	f105 0430 	add.w	r4, r5, #48	; 0x30
    e72a:	d310      	bcc.n	e74e <z_init_static_threads+0x36>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    e72c:	f7ff fdd4 	bl	e2d8 <k_sched_lock>
    e730:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    e734:	f240 36e7 	movw	r6, #999	; 0x3e7
    e738:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    e73a:	4c22      	ldr	r4, [pc, #136]	; (e7c4 <z_init_static_threads+0xac>)
    e73c:	f8df a088 	ldr.w	sl, [pc, #136]	; e7c8 <z_init_static_threads+0xb0>
    e740:	4544      	cmp	r4, r8
    e742:	d321      	bcc.n	e788 <z_init_static_threads+0x70>
			schedule_new_thread(thread_data->init_thread,
					    thread_data->init_delay);
		}
	}
	k_sched_unlock();
}
    e744:	b007      	add	sp, #28
    e746:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    e74a:	f7ff be0d 	b.w	e368 <k_sched_unlock>
		z_setup_new_thread(
    e74e:	f854 3c04 	ldr.w	r3, [r4, #-4]
    e752:	9305      	str	r3, [sp, #20]
    e754:	f854 3c10 	ldr.w	r3, [r4, #-16]
    e758:	9304      	str	r3, [sp, #16]
    e75a:	f854 3c14 	ldr.w	r3, [r4, #-20]
    e75e:	9303      	str	r3, [sp, #12]
    e760:	f854 3c18 	ldr.w	r3, [r4, #-24]
    e764:	9302      	str	r3, [sp, #8]
    e766:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    e76a:	9301      	str	r3, [sp, #4]
    e76c:	f854 3c20 	ldr.w	r3, [r4, #-32]
    e770:	9300      	str	r3, [sp, #0]
    e772:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    e776:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    e77a:	f7ff ffb5 	bl	e6e8 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    e77e:	f854 3c30 	ldr.w	r3, [r4, #-48]
    e782:	64dd      	str	r5, [r3, #76]	; 0x4c
    e784:	4625      	mov	r5, r4
    e786:	e7cd      	b.n	e724 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_FOREVER) {
    e788:	6a61      	ldr	r1, [r4, #36]	; 0x24
    e78a:	1c4b      	adds	r3, r1, #1
    e78c:	d004      	beq.n	e798 <z_init_static_threads+0x80>
			schedule_new_thread(thread_data->init_thread,
    e78e:	6825      	ldr	r5, [r4, #0]
	if (delay == 0) {
    e790:	b921      	cbnz	r1, e79c <z_init_static_threads+0x84>
	z_impl_k_thread_start(thread);
    e792:	4628      	mov	r0, r5
    e794:	f7ff ff84 	bl	e6a0 <z_impl_k_thread_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    e798:	3430      	adds	r4, #48	; 0x30
    e79a:	e7d1      	b.n	e740 <z_init_static_threads+0x28>
    e79c:	46b3      	mov	fp, r6
    e79e:	46bc      	mov	ip, r7
    e7a0:	fbe9 bc01 	umlal	fp, ip, r9, r1
    e7a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e7a8:	2300      	movs	r3, #0
    e7aa:	4658      	mov	r0, fp
    e7ac:	4661      	mov	r1, ip
    e7ae:	f7fd fe37 	bl	c420 <__aeabi_uldivmod>
    e7b2:	4651      	mov	r1, sl
    e7b4:	1c42      	adds	r2, r0, #1
    e7b6:	f105 0018 	add.w	r0, r5, #24
    e7ba:	f000 f841 	bl	e840 <z_add_timeout>
    e7be:	e7eb      	b.n	e798 <z_init_static_threads+0x80>
    e7c0:	200014cc 	.word	0x200014cc
    e7c4:	200014cc 	.word	0x200014cc
    e7c8:	0001007b 	.word	0x0001007b

0000e7cc <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    e7cc:	4b03      	ldr	r3, [pc, #12]	; (e7dc <elapsed+0x10>)
    e7ce:	681b      	ldr	r3, [r3, #0]
    e7d0:	b90b      	cbnz	r3, e7d6 <elapsed+0xa>
    e7d2:	f7fe b951 	b.w	ca78 <z_clock_elapsed>
}
    e7d6:	2000      	movs	r0, #0
    e7d8:	4770      	bx	lr
    e7da:	bf00      	nop
    e7dc:	2000066c 	.word	0x2000066c

0000e7e0 <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    e7e0:	6803      	ldr	r3, [r0, #0]
    e7e2:	b140      	cbz	r0, e7f6 <remove_timeout+0x16>
    e7e4:	4a07      	ldr	r2, [pc, #28]	; (e804 <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
    e7e6:	6852      	ldr	r2, [r2, #4]
    e7e8:	4290      	cmp	r0, r2
    e7ea:	d004      	beq.n	e7f6 <remove_timeout+0x16>
	if (next(t) != NULL) {
    e7ec:	b11b      	cbz	r3, e7f6 <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    e7ee:	689a      	ldr	r2, [r3, #8]
    e7f0:	6881      	ldr	r1, [r0, #8]
    e7f2:	440a      	add	r2, r1
    e7f4:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    e7f6:	6842      	ldr	r2, [r0, #4]
    e7f8:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    e7fa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    e7fc:	2300      	movs	r3, #0
	node->prev = NULL;
    e7fe:	e9c0 3300 	strd	r3, r3, [r0]
}
    e802:	4770      	bx	lr
    e804:	2000140c 	.word	0x2000140c

0000e808 <next_timeout>:
	return list->head == list;
    e808:	4b0b      	ldr	r3, [pc, #44]	; (e838 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    e80a:	b510      	push	{r4, lr}
    e80c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e80e:	429c      	cmp	r4, r3
    e810:	bf08      	it	eq
    e812:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    e814:	f7ff ffda 	bl	e7cc <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    e818:	b154      	cbz	r4, e830 <next_timeout+0x28>
    e81a:	68a3      	ldr	r3, [r4, #8]
    e81c:	1a18      	subs	r0, r3, r0
    e81e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    e822:	4b06      	ldr	r3, [pc, #24]	; (e83c <next_timeout+0x34>)
    e824:	691b      	ldr	r3, [r3, #16]
    e826:	b113      	cbz	r3, e82e <next_timeout+0x26>
    e828:	4298      	cmp	r0, r3
    e82a:	bfa8      	it	ge
    e82c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    e82e:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    e830:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    e834:	e7f5      	b.n	e822 <next_timeout+0x1a>
    e836:	bf00      	nop
    e838:	2000140c 	.word	0x2000140c
    e83c:	20000630 	.word	0x20000630

0000e840 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn, s32_t ticks)
{
    e840:	b570      	push	{r4, r5, r6, lr}
    e842:	4604      	mov	r4, r0
    e844:	4616      	mov	r6, r2
	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    e846:	60c1      	str	r1, [r0, #12]
	__asm__ volatile(
    e848:	f04f 0320 	mov.w	r3, #32
    e84c:	f3ef 8511 	mrs	r5, BASEPRI
    e850:	f383 8811 	msr	BASEPRI, r3
    e854:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    e858:	f7ff ffb8 	bl	e7cc <elapsed>
    e85c:	2e01      	cmp	r6, #1
    e85e:	bfac      	ite	ge
    e860:	1980      	addge	r0, r0, r6
    e862:	3001      	addlt	r0, #1
	return list->head == list;
    e864:	4b16      	ldr	r3, [pc, #88]	; (e8c0 <z_add_timeout+0x80>)
    e866:	60a0      	str	r0, [r4, #8]
    e868:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e86a:	429a      	cmp	r2, r3
    e86c:	d001      	beq.n	e872 <z_add_timeout+0x32>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    e86e:	685e      	ldr	r6, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    e870:	b932      	cbnz	r2, e880 <z_add_timeout+0x40>
	node->prev = list->tail;
    e872:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    e874:	6023      	str	r3, [r4, #0]
	node->prev = list->tail;
    e876:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    e878:	685a      	ldr	r2, [r3, #4]
    e87a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    e87c:	605c      	str	r4, [r3, #4]
    e87e:	e00a      	b.n	e896 <z_add_timeout+0x56>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    e880:	6890      	ldr	r0, [r2, #8]
    e882:	68a1      	ldr	r1, [r4, #8]
    e884:	4288      	cmp	r0, r1
    e886:	dd15      	ble.n	e8b4 <z_add_timeout+0x74>
				t->dticks -= to->dticks;
    e888:	1a41      	subs	r1, r0, r1
    e88a:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    e88c:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    e88e:	e9c4 2100 	strd	r2, r1, [r4]
	successor->prev->next = node;
    e892:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    e894:	6054      	str	r4, [r2, #4]
	return list->head == list;
    e896:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e898:	429a      	cmp	r2, r3
    e89a:	d006      	beq.n	e8aa <z_add_timeout+0x6a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    e89c:	4294      	cmp	r4, r2
    e89e:	d104      	bne.n	e8aa <z_add_timeout+0x6a>
			z_clock_set_timeout(next_timeout(), false);
    e8a0:	f7ff ffb2 	bl	e808 <next_timeout>
    e8a4:	2100      	movs	r1, #0
    e8a6:	f7fe f899 	bl	c9dc <z_clock_set_timeout>
	__asm__ volatile(
    e8aa:	f385 8811 	msr	BASEPRI, r5
    e8ae:	f3bf 8f6f 	isb	sy
		}
	}
}
    e8b2:	bd70      	pop	{r4, r5, r6, pc}
			to->dticks -= t->dticks;
    e8b4:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    e8b6:	4296      	cmp	r6, r2
    e8b8:	60a1      	str	r1, [r4, #8]
    e8ba:	d0da      	beq.n	e872 <z_add_timeout+0x32>
    e8bc:	6812      	ldr	r2, [r2, #0]
    e8be:	e7d7      	b.n	e870 <z_add_timeout+0x30>
    e8c0:	2000140c 	.word	0x2000140c

0000e8c4 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    e8c4:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    e8c8:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    e8ca:	f7ff fde1 	bl	e490 <z_time_slice>
	__asm__ volatile(
    e8ce:	f04f 0320 	mov.w	r3, #32
    e8d2:	f3ef 8511 	mrs	r5, BASEPRI
    e8d6:	f383 8811 	msr	BASEPRI, r3
    e8da:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    e8de:	4f21      	ldr	r7, [pc, #132]	; (e964 <z_clock_announce+0xa0>)
    e8e0:	4e21      	ldr	r6, [pc, #132]	; (e968 <z_clock_announce+0xa4>)
    e8e2:	46b8      	mov	r8, r7
	return list->head == list;
    e8e4:	f8df 9084 	ldr.w	r9, [pc, #132]	; e96c <z_clock_announce+0xa8>
    e8e8:	6034      	str	r4, [r6, #0]
    e8ea:	f8d9 4000 	ldr.w	r4, [r9]
    e8ee:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e8f0:	454c      	cmp	r4, r9
    e8f2:	e9d7 bc00 	ldrd	fp, ip, [r7]
    e8f6:	d005      	beq.n	e904 <z_clock_announce+0x40>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    e8f8:	b124      	cbz	r4, e904 <z_clock_announce+0x40>
    e8fa:	68a3      	ldr	r3, [r4, #8]
    e8fc:	4293      	cmp	r3, r2
    e8fe:	dd14      	ble.n	e92a <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    e900:	1a9b      	subs	r3, r3, r2
    e902:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    e904:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    e906:	eb1b 0002 	adds.w	r0, fp, r2
    e90a:	eb4c 71e2 	adc.w	r1, ip, r2, asr #31
    e90e:	e9c8 0100 	strd	r0, r1, [r8]
	announce_remaining = 0;
    e912:	6034      	str	r4, [r6, #0]

	z_clock_set_timeout(next_timeout(), false);
    e914:	f7ff ff78 	bl	e808 <next_timeout>
    e918:	4621      	mov	r1, r4
    e91a:	f7fe f85f 	bl	c9dc <z_clock_set_timeout>
	__asm__ volatile(
    e91e:	f385 8811 	msr	BASEPRI, r5
    e922:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    e926:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
		curr_tick += dt;
    e92a:	eb1b 0003 	adds.w	r0, fp, r3
    e92e:	eb4c 71e3 	adc.w	r1, ip, r3, asr #31
		announce_remaining -= dt;
    e932:	1ad3      	subs	r3, r2, r3
    e934:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    e936:	2300      	movs	r3, #0
		curr_tick += dt;
    e938:	e9c7 0100 	strd	r0, r1, [r7]
		t->dticks = 0;
    e93c:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    e93e:	4620      	mov	r0, r4
    e940:	f7ff ff4e 	bl	e7e0 <remove_timeout>
    e944:	f385 8811 	msr	BASEPRI, r5
    e948:	f3bf 8f6f 	isb	sy
		t->fn(t);
    e94c:	68e3      	ldr	r3, [r4, #12]
    e94e:	4798      	blx	r3
	__asm__ volatile(
    e950:	f04f 0320 	mov.w	r3, #32
    e954:	f3ef 8511 	mrs	r5, BASEPRI
    e958:	f383 8811 	msr	BASEPRI, r3
    e95c:	f3bf 8f6f 	isb	sy
#endif

#ifdef SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    e960:	e7c3      	b.n	e8ea <z_clock_announce+0x26>
    e962:	bf00      	nop
    e964:	20000000 	.word	0x20000000
    e968:	2000066c 	.word	0x2000066c
    e96c:	2000140c 	.word	0x2000140c

0000e970 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    e970:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    e972:	4c07      	ldr	r4, [pc, #28]	; (e990 <init_static_pools+0x20>)
    e974:	4d07      	ldr	r5, [pc, #28]	; (e994 <init_static_pools+0x24>)
    e976:	42ac      	cmp	r4, r5
    e978:	d301      	bcc.n	e97e <init_static_pools+0xe>
		k_mem_pool_init(p);
	}

	return 0;
}
    e97a:	2000      	movs	r0, #0
    e97c:	bd38      	pop	{r3, r4, r5, pc}
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    e97e:	f104 0314 	add.w	r3, r4, #20
	z_sys_mem_pool_base_init(&p->base);
    e982:	4620      	mov	r0, r4
	list->tail = (sys_dnode_t *)list;
    e984:	e9c4 3305 	strd	r3, r3, [r4, #20]
    e988:	f000 fee5 	bl	f756 <z_sys_mem_pool_base_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    e98c:	341c      	adds	r4, #28
    e98e:	e7f2      	b.n	e976 <init_static_pools+0x6>
    e990:	200014cc 	.word	0x200014cc
    e994:	200014cc 	.word	0x200014cc

0000e998 <CC_PalMemCopyPlat>:
    e998:	f001 ba45 	b.w	fe26 <memmove>

0000e99c <CC_PalMemSetZeroPlat>:
    e99c:	460a      	mov	r2, r1
    e99e:	2100      	movs	r1, #0
    e9a0:	f001 ba82 	b.w	fea8 <memset>

0000e9a4 <CC_PalInit>:
    e9a4:	b510      	push	{r4, lr}
    e9a6:	4811      	ldr	r0, [pc, #68]	; (e9ec <CC_PalInit+0x48>)
    e9a8:	f000 f848 	bl	ea3c <CC_PalMutexCreate>
    e9ac:	b100      	cbz	r0, e9b0 <CC_PalInit+0xc>
    e9ae:	bd10      	pop	{r4, pc}
    e9b0:	480f      	ldr	r0, [pc, #60]	; (e9f0 <CC_PalInit+0x4c>)
    e9b2:	f000 f843 	bl	ea3c <CC_PalMutexCreate>
    e9b6:	2800      	cmp	r0, #0
    e9b8:	d1f9      	bne.n	e9ae <CC_PalInit+0xa>
    e9ba:	4c0e      	ldr	r4, [pc, #56]	; (e9f4 <CC_PalInit+0x50>)
    e9bc:	4620      	mov	r0, r4
    e9be:	f000 f83d 	bl	ea3c <CC_PalMutexCreate>
    e9c2:	2800      	cmp	r0, #0
    e9c4:	d1f3      	bne.n	e9ae <CC_PalInit+0xa>
    e9c6:	4b0c      	ldr	r3, [pc, #48]	; (e9f8 <CC_PalInit+0x54>)
    e9c8:	480c      	ldr	r0, [pc, #48]	; (e9fc <CC_PalInit+0x58>)
    e9ca:	601c      	str	r4, [r3, #0]
    e9cc:	f000 f836 	bl	ea3c <CC_PalMutexCreate>
    e9d0:	4601      	mov	r1, r0
    e9d2:	2800      	cmp	r0, #0
    e9d4:	d1eb      	bne.n	e9ae <CC_PalInit+0xa>
    e9d6:	f000 f82d 	bl	ea34 <CC_PalDmaInit>
    e9da:	4604      	mov	r4, r0
    e9dc:	b108      	cbz	r0, e9e2 <CC_PalInit+0x3e>
    e9de:	4620      	mov	r0, r4
    e9e0:	bd10      	pop	{r4, pc}
    e9e2:	f000 f851 	bl	ea88 <CC_PalPowerSaveModeInit>
    e9e6:	4620      	mov	r0, r4
    e9e8:	e7fa      	b.n	e9e0 <CC_PalInit+0x3c>
    e9ea:	bf00      	nop
    e9ec:	20001420 	.word	0x20001420
    e9f0:	20001414 	.word	0x20001414
    e9f4:	2000141c 	.word	0x2000141c
    e9f8:	20001424 	.word	0x20001424
    e9fc:	20001418 	.word	0x20001418

0000ea00 <CC_PalTerminate>:
    ea00:	b508      	push	{r3, lr}
    ea02:	4808      	ldr	r0, [pc, #32]	; (ea24 <CC_PalTerminate+0x24>)
    ea04:	f000 f824 	bl	ea50 <CC_PalMutexDestroy>
    ea08:	4807      	ldr	r0, [pc, #28]	; (ea28 <CC_PalTerminate+0x28>)
    ea0a:	f000 f821 	bl	ea50 <CC_PalMutexDestroy>
    ea0e:	4807      	ldr	r0, [pc, #28]	; (ea2c <CC_PalTerminate+0x2c>)
    ea10:	f000 f81e 	bl	ea50 <CC_PalMutexDestroy>
    ea14:	4806      	ldr	r0, [pc, #24]	; (ea30 <CC_PalTerminate+0x30>)
    ea16:	f000 f81b 	bl	ea50 <CC_PalMutexDestroy>
    ea1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ea1e:	f000 b80b 	b.w	ea38 <CC_PalDmaTerminate>
    ea22:	bf00      	nop
    ea24:	20001420 	.word	0x20001420
    ea28:	20001414 	.word	0x20001414
    ea2c:	2000141c 	.word	0x2000141c
    ea30:	20001418 	.word	0x20001418

0000ea34 <CC_PalDmaInit>:
    ea34:	2000      	movs	r0, #0
    ea36:	4770      	bx	lr

0000ea38 <CC_PalDmaTerminate>:
    ea38:	4770      	bx	lr
    ea3a:	bf00      	nop

0000ea3c <CC_PalMutexCreate>:
    ea3c:	b508      	push	{r3, lr}
    ea3e:	4b03      	ldr	r3, [pc, #12]	; (ea4c <CC_PalMutexCreate+0x10>)
    ea40:	6802      	ldr	r2, [r0, #0]
    ea42:	681b      	ldr	r3, [r3, #0]
    ea44:	6810      	ldr	r0, [r2, #0]
    ea46:	4798      	blx	r3
    ea48:	2000      	movs	r0, #0
    ea4a:	bd08      	pop	{r3, pc}
    ea4c:	20001430 	.word	0x20001430

0000ea50 <CC_PalMutexDestroy>:
    ea50:	b508      	push	{r3, lr}
    ea52:	4b03      	ldr	r3, [pc, #12]	; (ea60 <CONFIG_SYS_PM_MIN_RESIDENCY_DEEP_SLEEP_1>)
    ea54:	6802      	ldr	r2, [r0, #0]
    ea56:	685b      	ldr	r3, [r3, #4]
    ea58:	6810      	ldr	r0, [r2, #0]
    ea5a:	4798      	blx	r3
    ea5c:	2000      	movs	r0, #0
    ea5e:	bd08      	pop	{r3, pc}
    ea60:	20001430 	.word	0x20001430

0000ea64 <CC_PalMutexLock>:
    ea64:	6802      	ldr	r2, [r0, #0]
    ea66:	4b02      	ldr	r3, [pc, #8]	; (ea70 <CC_PalMutexLock+0xc>)
    ea68:	6810      	ldr	r0, [r2, #0]
    ea6a:	689b      	ldr	r3, [r3, #8]
    ea6c:	4718      	bx	r3
    ea6e:	bf00      	nop
    ea70:	20001430 	.word	0x20001430

0000ea74 <CC_PalMutexUnlock>:
    ea74:	b508      	push	{r3, lr}
    ea76:	4b03      	ldr	r3, [pc, #12]	; (ea84 <CC_PalMutexUnlock+0x10>)
    ea78:	6802      	ldr	r2, [r0, #0]
    ea7a:	68db      	ldr	r3, [r3, #12]
    ea7c:	6810      	ldr	r0, [r2, #0]
    ea7e:	4798      	blx	r3
    ea80:	2000      	movs	r0, #0
    ea82:	bd08      	pop	{r3, pc}
    ea84:	20001430 	.word	0x20001430

0000ea88 <CC_PalPowerSaveModeInit>:
    ea88:	b570      	push	{r4, r5, r6, lr}
    ea8a:	4c09      	ldr	r4, [pc, #36]	; (eab0 <CC_PalPowerSaveModeInit+0x28>)
    ea8c:	4d09      	ldr	r5, [pc, #36]	; (eab4 <CC_PalPowerSaveModeInit+0x2c>)
    ea8e:	6920      	ldr	r0, [r4, #16]
    ea90:	68ab      	ldr	r3, [r5, #8]
    ea92:	4798      	blx	r3
    ea94:	b118      	cbz	r0, ea9e <CC_PalPowerSaveModeInit+0x16>
    ea96:	4b08      	ldr	r3, [pc, #32]	; (eab8 <CC_PalPowerSaveModeInit+0x30>)
    ea98:	4808      	ldr	r0, [pc, #32]	; (eabc <CC_PalPowerSaveModeInit+0x34>)
    ea9a:	685b      	ldr	r3, [r3, #4]
    ea9c:	4798      	blx	r3
    ea9e:	2100      	movs	r1, #0
    eaa0:	4a07      	ldr	r2, [pc, #28]	; (eac0 <CC_PalPowerSaveModeInit+0x38>)
    eaa2:	68eb      	ldr	r3, [r5, #12]
    eaa4:	6011      	str	r1, [r2, #0]
    eaa6:	6920      	ldr	r0, [r4, #16]
    eaa8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    eaac:	4718      	bx	r3
    eaae:	bf00      	nop
    eab0:	20001440 	.word	0x20001440
    eab4:	20001430 	.word	0x20001430
    eab8:	20001428 	.word	0x20001428
    eabc:	00010744 	.word	0x00010744
    eac0:	20000670 	.word	0x20000670

0000eac4 <CC_PalPowerSaveModeSelect>:
    eac4:	b570      	push	{r4, r5, r6, lr}
    eac6:	4c14      	ldr	r4, [pc, #80]	; (eb18 <CC_PalPowerSaveModeSelect+0x54>)
    eac8:	4d14      	ldr	r5, [pc, #80]	; (eb1c <CC_PalPowerSaveModeSelect+0x58>)
    eaca:	4606      	mov	r6, r0
    eacc:	68ab      	ldr	r3, [r5, #8]
    eace:	6920      	ldr	r0, [r4, #16]
    ead0:	4798      	blx	r3
    ead2:	b9f0      	cbnz	r0, eb12 <CC_PalPowerSaveModeSelect+0x4e>
    ead4:	4a12      	ldr	r2, [pc, #72]	; (eb20 <CC_PalPowerSaveModeSelect+0x5c>)
    ead6:	6813      	ldr	r3, [r2, #0]
    ead8:	b95e      	cbnz	r6, eaf2 <CC_PalPowerSaveModeSelect+0x2e>
    eada:	b91b      	cbnz	r3, eae4 <CC_PalPowerSaveModeSelect+0x20>
    eadc:	2001      	movs	r0, #1
    eade:	4911      	ldr	r1, [pc, #68]	; (eb24 <CC_PalPowerSaveModeSelect+0x60>)
    eae0:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
    eae4:	3301      	adds	r3, #1
    eae6:	6013      	str	r3, [r2, #0]
    eae8:	68eb      	ldr	r3, [r5, #12]
    eaea:	6920      	ldr	r0, [r4, #16]
    eaec:	4798      	blx	r3
    eaee:	2000      	movs	r0, #0
    eaf0:	bd70      	pop	{r4, r5, r6, pc}
    eaf2:	2b00      	cmp	r3, #0
    eaf4:	d0f8      	beq.n	eae8 <CC_PalPowerSaveModeSelect+0x24>
    eaf6:	2b01      	cmp	r3, #1
    eaf8:	bf08      	it	eq
    eafa:	490a      	ldreq	r1, [pc, #40]	; (eb24 <CC_PalPowerSaveModeSelect+0x60>)
    eafc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    eb00:	bf08      	it	eq
    eb02:	f8c1 0500 	streq.w	r0, [r1, #1280]	; 0x500
    eb06:	6920      	ldr	r0, [r4, #16]
    eb08:	6013      	str	r3, [r2, #0]
    eb0a:	68eb      	ldr	r3, [r5, #12]
    eb0c:	4798      	blx	r3
    eb0e:	2000      	movs	r0, #0
    eb10:	e7ee      	b.n	eaf0 <CC_PalPowerSaveModeSelect+0x2c>
    eb12:	4805      	ldr	r0, [pc, #20]	; (eb28 <CC_PalPowerSaveModeSelect+0x64>)
    eb14:	bd70      	pop	{r4, r5, r6, pc}
    eb16:	bf00      	nop
    eb18:	20001440 	.word	0x20001440
    eb1c:	20001430 	.word	0x20001430
    eb20:	20000670 	.word	0x20000670
    eb24:	50840000 	.word	0x50840000
    eb28:	ffff8fe9 	.word	0xffff8fe9

0000eb2c <CC_HalInit>:
    eb2c:	2000      	movs	r0, #0
    eb2e:	4770      	bx	lr

0000eb30 <CC_HalTerminate>:
    eb30:	2000      	movs	r0, #0
    eb32:	4770      	bx	lr

0000eb34 <CC_HalClearInterruptBit>:
    eb34:	0543      	lsls	r3, r0, #21
    eb36:	d503      	bpl.n	eb40 <CC_HalClearInterruptBit+0xc>
    eb38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    eb3c:	4b02      	ldr	r3, [pc, #8]	; (eb48 <CC_HalClearInterruptBit+0x14>)
    eb3e:	601a      	str	r2, [r3, #0]
    eb40:	4b02      	ldr	r3, [pc, #8]	; (eb4c <CC_HalClearInterruptBit+0x18>)
    eb42:	6018      	str	r0, [r3, #0]
    eb44:	4770      	bx	lr
    eb46:	bf00      	nop
    eb48:	50841108 	.word	0x50841108
    eb4c:	50841a08 	.word	0x50841a08

0000eb50 <CC_HalMaskInterrupt>:
    eb50:	4b01      	ldr	r3, [pc, #4]	; (eb58 <CC_HalMaskInterrupt+0x8>)
    eb52:	6018      	str	r0, [r3, #0]
    eb54:	4770      	bx	lr
    eb56:	bf00      	nop
    eb58:	50841a04 	.word	0x50841a04

0000eb5c <CC_HalWaitInterruptRND>:
    eb5c:	b108      	cbz	r0, eb62 <CC_HalWaitInterruptRND+0x6>
    eb5e:	f000 b803 	b.w	eb68 <CC_PalWaitInterruptRND>
    eb62:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    eb66:	4770      	bx	lr

0000eb68 <CC_PalWaitInterruptRND>:
    eb68:	4602      	mov	r2, r0
    eb6a:	4807      	ldr	r0, [pc, #28]	; (eb88 <CC_PalWaitInterruptRND+0x20>)
    eb6c:	6803      	ldr	r3, [r0, #0]
    eb6e:	4213      	tst	r3, r2
    eb70:	d0fc      	beq.n	eb6c <CC_PalWaitInterruptRND+0x4>
    eb72:	b121      	cbz	r1, eb7e <CC_PalWaitInterruptRND+0x16>
    eb74:	4b05      	ldr	r3, [pc, #20]	; (eb8c <CC_PalWaitInterruptRND+0x24>)
    eb76:	4806      	ldr	r0, [pc, #24]	; (eb90 <CC_PalWaitInterruptRND+0x28>)
    eb78:	681b      	ldr	r3, [r3, #0]
    eb7a:	600b      	str	r3, [r1, #0]
    eb7c:	6003      	str	r3, [r0, #0]
    eb7e:	4b05      	ldr	r3, [pc, #20]	; (eb94 <CC_PalWaitInterruptRND+0x2c>)
    eb80:	2000      	movs	r0, #0
    eb82:	601a      	str	r2, [r3, #0]
    eb84:	4770      	bx	lr
    eb86:	bf00      	nop
    eb88:	50841a00 	.word	0x50841a00
    eb8c:	50841104 	.word	0x50841104
    eb90:	50841108 	.word	0x50841108
    eb94:	50841a08 	.word	0x50841a08

0000eb98 <mbedtls_platform_setup>:
    eb98:	f000 b8a0 	b.w	ecdc <nrf_cc310_platform_init>

0000eb9c <mbedtls_platform_zeroize>:
    eb9c:	b130      	cbz	r0, ebac <mbedtls_platform_zeroize+0x10>
    eb9e:	b129      	cbz	r1, ebac <mbedtls_platform_zeroize+0x10>
    eba0:	2300      	movs	r3, #0
    eba2:	4401      	add	r1, r0
    eba4:	7003      	strb	r3, [r0, #0]
    eba6:	3001      	adds	r0, #1
    eba8:	4281      	cmp	r1, r0
    ebaa:	d1fb      	bne.n	eba4 <mbedtls_platform_zeroize+0x8>
    ebac:	4770      	bx	lr
    ebae:	bf00      	nop

0000ebb0 <mbedtls_hardware_poll>:
    ebb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ebb4:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
    ebb8:	460f      	mov	r7, r1
    ebba:	9205      	str	r2, [sp, #20]
    ebbc:	2100      	movs	r1, #0
    ebbe:	4614      	mov	r4, r2
    ebc0:	a812      	add	r0, sp, #72	; 0x48
    ebc2:	f44f 7208 	mov.w	r2, #544	; 0x220
    ebc6:	461e      	mov	r6, r3
    ebc8:	f001 f96e 	bl	fea8 <memset>
    ebcc:	2300      	movs	r3, #0
    ebce:	a808      	add	r0, sp, #32
    ebd0:	4619      	mov	r1, r3
    ebd2:	2228      	movs	r2, #40	; 0x28
    ebd4:	9306      	str	r3, [sp, #24]
    ebd6:	f001 f967 	bl	fea8 <memset>
    ebda:	2f00      	cmp	r7, #0
    ebdc:	d03c      	beq.n	ec58 <mbedtls_hardware_poll+0xa8>
    ebde:	2e00      	cmp	r6, #0
    ebe0:	d03a      	beq.n	ec58 <mbedtls_hardware_poll+0xa8>
    ebe2:	2c00      	cmp	r4, #0
    ebe4:	d038      	beq.n	ec58 <mbedtls_hardware_poll+0xa8>
    ebe6:	2104      	movs	r1, #4
    ebe8:	a806      	add	r0, sp, #24
    ebea:	f7ff fed7 	bl	e99c <CC_PalMemSetZeroPlat>
    ebee:	a808      	add	r0, sp, #32
    ebf0:	2128      	movs	r1, #40	; 0x28
    ebf2:	f7ff fed3 	bl	e99c <CC_PalMemSetZeroPlat>
    ebf6:	a808      	add	r0, sp, #32
    ebf8:	f000 f832 	bl	ec60 <RNG_PLAT_SetUserRngParameters>
    ebfc:	b178      	cbz	r0, ec1e <mbedtls_hardware_poll+0x6e>
    ebfe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    ec02:	a812      	add	r0, sp, #72	; 0x48
    ec04:	f44f 7108 	mov.w	r1, #544	; 0x220
    ec08:	f7ff ffc8 	bl	eb9c <mbedtls_platform_zeroize>
    ec0c:	a806      	add	r0, sp, #24
    ec0e:	2104      	movs	r1, #4
    ec10:	f7ff ffc4 	bl	eb9c <mbedtls_platform_zeroize>
    ec14:	4628      	mov	r0, r5
    ec16:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
    ec1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ec1e:	ab12      	add	r3, sp, #72	; 0x48
    ec20:	f10d 081c 	add.w	r8, sp, #28
    ec24:	9003      	str	r0, [sp, #12]
    ec26:	e9cd 6301 	strd	r6, r3, [sp, #4]
    ec2a:	4602      	mov	r2, r0
    ec2c:	ab05      	add	r3, sp, #20
    ec2e:	a908      	add	r1, sp, #32
    ec30:	f8cd 8000 	str.w	r8, [sp]
    ec34:	a806      	add	r0, sp, #24
    ec36:	f000 fce9 	bl	f60c <LLF_RND_GetTrngSource>
    ec3a:	2800      	cmp	r0, #0
    ec3c:	d1df      	bne.n	ebfe <mbedtls_hardware_poll+0x4e>
    ec3e:	6833      	ldr	r3, [r6, #0]
    ec40:	42a3      	cmp	r3, r4
    ec42:	d3dc      	bcc.n	ebfe <mbedtls_hardware_poll+0x4e>
    ec44:	f8d8 1000 	ldr.w	r1, [r8]
    ec48:	4605      	mov	r5, r0
    ec4a:	3108      	adds	r1, #8
    ec4c:	4638      	mov	r0, r7
    ec4e:	4622      	mov	r2, r4
    ec50:	f7ff fea2 	bl	e998 <CC_PalMemCopyPlat>
    ec54:	6034      	str	r4, [r6, #0]
    ec56:	e7d4      	b.n	ec02 <mbedtls_hardware_poll+0x52>
    ec58:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    ec5c:	e7da      	b.n	ec14 <mbedtls_hardware_poll+0x64>
    ec5e:	bf00      	nop

0000ec60 <RNG_PLAT_SetUserRngParameters>:
    ec60:	231c      	movs	r3, #28
    ec62:	b530      	push	{r4, r5, lr}
    ec64:	b083      	sub	sp, #12
    ec66:	a902      	add	r1, sp, #8
    ec68:	f841 3d04 	str.w	r3, [r1, #-4]!
    ec6c:	4604      	mov	r4, r0
    ec6e:	f000 f9b1 	bl	efd4 <CC_PalTrngParamGet>
    ec72:	4605      	mov	r5, r0
    ec74:	b9d8      	cbnz	r0, ecae <RNG_PLAT_SetUserRngParameters+0x4e>
    ec76:	9b01      	ldr	r3, [sp, #4]
    ec78:	2b1c      	cmp	r3, #28
    ec7a:	d11b      	bne.n	ecb4 <RNG_PLAT_SetUserRngParameters+0x54>
    ec7c:	e9d4 3200 	ldrd	r3, r2, [r4]
    ec80:	2101      	movs	r1, #1
    ec82:	3300      	adds	r3, #0
    ec84:	61e1      	str	r1, [r4, #28]
    ec86:	bf18      	it	ne
    ec88:	2301      	movne	r3, #1
    ec8a:	b10a      	cbz	r2, ec90 <RNG_PLAT_SetUserRngParameters+0x30>
    ec8c:	f043 0302 	orr.w	r3, r3, #2
    ec90:	68a2      	ldr	r2, [r4, #8]
    ec92:	b932      	cbnz	r2, eca2 <RNG_PLAT_SetUserRngParameters+0x42>
    ec94:	68e2      	ldr	r2, [r4, #12]
    ec96:	b9aa      	cbnz	r2, ecc4 <RNG_PLAT_SetUserRngParameters+0x64>
    ec98:	e9c4 3208 	strd	r3, r2, [r4, #32]
    ec9c:	b93b      	cbnz	r3, ecae <RNG_PLAT_SetUserRngParameters+0x4e>
    ec9e:	4d0d      	ldr	r5, [pc, #52]	; (ecd4 <RNG_PLAT_SetUserRngParameters+0x74>)
    eca0:	e009      	b.n	ecb6 <RNG_PLAT_SetUserRngParameters+0x56>
    eca2:	68e2      	ldr	r2, [r4, #12]
    eca4:	f043 0304 	orr.w	r3, r3, #4
    eca8:	b962      	cbnz	r2, ecc4 <RNG_PLAT_SetUserRngParameters+0x64>
    ecaa:	e9c4 3208 	strd	r3, r2, [r4, #32]
    ecae:	4628      	mov	r0, r5
    ecb0:	b003      	add	sp, #12
    ecb2:	bd30      	pop	{r4, r5, pc}
    ecb4:	4d08      	ldr	r5, [pc, #32]	; (ecd8 <RNG_PLAT_SetUserRngParameters+0x78>)
    ecb6:	4620      	mov	r0, r4
    ecb8:	211c      	movs	r1, #28
    ecba:	f7ff fe6f 	bl	e99c <CC_PalMemSetZeroPlat>
    ecbe:	4628      	mov	r0, r5
    ecc0:	b003      	add	sp, #12
    ecc2:	bd30      	pop	{r4, r5, pc}
    ecc4:	2200      	movs	r2, #0
    ecc6:	4628      	mov	r0, r5
    ecc8:	f043 0308 	orr.w	r3, r3, #8
    eccc:	e9c4 3208 	strd	r3, r2, [r4, #32]
    ecd0:	b003      	add	sp, #12
    ecd2:	bd30      	pop	{r4, r5, pc}
    ecd4:	00f00c0e 	.word	0x00f00c0e
    ecd8:	00f00c37 	.word	0x00f00c37

0000ecdc <nrf_cc310_platform_init>:
    ecdc:	b510      	push	{r4, lr}
    ecde:	4c0c      	ldr	r4, [pc, #48]	; (ed10 <nrf_cc310_platform_init+0x34>)
    ece0:	6823      	ldr	r3, [r4, #0]
    ece2:	b113      	cbz	r3, ecea <nrf_cc310_platform_init+0xe>
    ece4:	4b0b      	ldr	r3, [pc, #44]	; (ed14 <nrf_cc310_platform_init+0x38>)
    ece6:	681b      	ldr	r3, [r3, #0]
    ece8:	b96b      	cbnz	r3, ed06 <nrf_cc310_platform_init+0x2a>
    ecea:	f000 f931 	bl	ef50 <CC_LibInit>
    ecee:	b138      	cbz	r0, ed00 <nrf_cc310_platform_init+0x24>
    ecf0:	3801      	subs	r0, #1
    ecf2:	2806      	cmp	r0, #6
    ecf4:	bf96      	itet	ls
    ecf6:	4b08      	ldrls	r3, [pc, #32]	; (ed18 <nrf_cc310_platform_init+0x3c>)
    ecf8:	4808      	ldrhi	r0, [pc, #32]	; (ed1c <nrf_cc310_platform_init+0x40>)
    ecfa:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    ecfe:	bd10      	pop	{r4, pc}
    ed00:	2201      	movs	r2, #1
    ed02:	4b04      	ldr	r3, [pc, #16]	; (ed14 <nrf_cc310_platform_init+0x38>)
    ed04:	601a      	str	r2, [r3, #0]
    ed06:	2301      	movs	r3, #1
    ed08:	2000      	movs	r0, #0
    ed0a:	6023      	str	r3, [r4, #0]
    ed0c:	bd10      	pop	{r4, pc}
    ed0e:	bf00      	nop
    ed10:	20000674 	.word	0x20000674
    ed14:	20000678 	.word	0x20000678
    ed18:	00010764 	.word	0x00010764
    ed1c:	ffff8ffe 	.word	0xffff8ffe

0000ed20 <nrf_cc310_platform_init_no_rng>:
    ed20:	b510      	push	{r4, lr}
    ed22:	4c09      	ldr	r4, [pc, #36]	; (ed48 <nrf_cc310_platform_init_no_rng+0x28>)
    ed24:	6823      	ldr	r3, [r4, #0]
    ed26:	b11b      	cbz	r3, ed30 <nrf_cc310_platform_init_no_rng+0x10>
    ed28:	2301      	movs	r3, #1
    ed2a:	2000      	movs	r0, #0
    ed2c:	6023      	str	r3, [r4, #0]
    ed2e:	bd10      	pop	{r4, pc}
    ed30:	f000 f87c 	bl	ee2c <CC_LibInitNoRng>
    ed34:	2800      	cmp	r0, #0
    ed36:	d0f7      	beq.n	ed28 <nrf_cc310_platform_init_no_rng+0x8>
    ed38:	3801      	subs	r0, #1
    ed3a:	2806      	cmp	r0, #6
    ed3c:	bf96      	itet	ls
    ed3e:	4b03      	ldrls	r3, [pc, #12]	; (ed4c <nrf_cc310_platform_init_no_rng+0x2c>)
    ed40:	4803      	ldrhi	r0, [pc, #12]	; (ed50 <nrf_cc310_platform_init_no_rng+0x30>)
    ed42:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    ed46:	bd10      	pop	{r4, pc}
    ed48:	20000674 	.word	0x20000674
    ed4c:	00010764 	.word	0x00010764
    ed50:	ffff8ffe 	.word	0xffff8ffe

0000ed54 <nrf_cc310_platform_abort>:
    ed54:	f3bf 8f4f 	dsb	sy
    ed58:	4905      	ldr	r1, [pc, #20]	; (ed70 <nrf_cc310_platform_abort+0x1c>)
    ed5a:	4b06      	ldr	r3, [pc, #24]	; (ed74 <nrf_cc310_platform_abort+0x20>)
    ed5c:	68ca      	ldr	r2, [r1, #12]
    ed5e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    ed62:	4313      	orrs	r3, r2
    ed64:	60cb      	str	r3, [r1, #12]
    ed66:	f3bf 8f4f 	dsb	sy
    ed6a:	bf00      	nop
    ed6c:	e7fd      	b.n	ed6a <nrf_cc310_platform_abort+0x16>
    ed6e:	bf00      	nop
    ed70:	e000ed00 	.word	0xe000ed00
    ed74:	05fa0004 	.word	0x05fa0004

0000ed78 <CC_PalAbort>:
    ed78:	4b01      	ldr	r3, [pc, #4]	; (ed80 <CC_PalAbort+0x8>)
    ed7a:	685b      	ldr	r3, [r3, #4]
    ed7c:	4718      	bx	r3
    ed7e:	bf00      	nop
    ed80:	20001428 	.word	0x20001428

0000ed84 <nrf_cc310_platform_set_abort>:
    ed84:	4b02      	ldr	r3, [pc, #8]	; (ed90 <nrf_cc310_platform_set_abort+0xc>)
    ed86:	e9d0 1200 	ldrd	r1, r2, [r0]
    ed8a:	e9c3 1200 	strd	r1, r2, [r3]
    ed8e:	4770      	bx	lr
    ed90:	20001428 	.word	0x20001428

0000ed94 <mutex_free>:
    ed94:	4770      	bx	lr
    ed96:	bf00      	nop

0000ed98 <mutex_unlock>:
    ed98:	b510      	push	{r4, lr}
    ed9a:	4604      	mov	r4, r0
    ed9c:	b120      	cbz	r0, eda8 <mutex_unlock+0x10>
    ed9e:	f3bf 8f5f 	dmb	sy
    eda2:	2000      	movs	r0, #0
    eda4:	6020      	str	r0, [r4, #0]
    eda6:	bd10      	pop	{r4, pc}
    eda8:	4803      	ldr	r0, [pc, #12]	; (edb8 <mutex_unlock+0x20>)
    edaa:	f7ff ffe5 	bl	ed78 <CC_PalAbort>
    edae:	f3bf 8f5f 	dmb	sy
    edb2:	2000      	movs	r0, #0
    edb4:	6020      	str	r0, [r4, #0]
    edb6:	bd10      	pop	{r4, pc}
    edb8:	000107a4 	.word	0x000107a4

0000edbc <mutex_init>:
    edbc:	b510      	push	{r4, lr}
    edbe:	4604      	mov	r4, r0
    edc0:	b110      	cbz	r0, edc8 <mutex_init+0xc>
    edc2:	2300      	movs	r3, #0
    edc4:	6023      	str	r3, [r4, #0]
    edc6:	bd10      	pop	{r4, pc}
    edc8:	4802      	ldr	r0, [pc, #8]	; (edd4 <mutex_init+0x18>)
    edca:	f7ff ffd5 	bl	ed78 <CC_PalAbort>
    edce:	2300      	movs	r3, #0
    edd0:	6023      	str	r3, [r4, #0]
    edd2:	bd10      	pop	{r4, pc}
    edd4:	00010780 	.word	0x00010780

0000edd8 <mutex_lock>:
    edd8:	b150      	cbz	r0, edf0 <mutex_lock+0x18>
    edda:	2201      	movs	r2, #1
    eddc:	e8d0 3fef 	ldaex	r3, [r0]
    ede0:	e8c0 2fe1 	stlex	r1, r2, [r0]
    ede4:	2900      	cmp	r1, #0
    ede6:	d1f9      	bne.n	eddc <mutex_lock+0x4>
    ede8:	2b01      	cmp	r3, #1
    edea:	d0f7      	beq.n	eddc <mutex_lock+0x4>
    edec:	f3bf 8f5f 	dmb	sy
    edf0:	2000      	movs	r0, #0
    edf2:	4770      	bx	lr

0000edf4 <nrf_cc310_platform_set_mutexes>:
    edf4:	b470      	push	{r4, r5, r6}
    edf6:	4b0b      	ldr	r3, [pc, #44]	; (ee24 <nrf_cc310_platform_set_mutexes+0x30>)
    edf8:	6806      	ldr	r6, [r0, #0]
    edfa:	68c2      	ldr	r2, [r0, #12]
    edfc:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    ee00:	e9c3 4202 	strd	r4, r2, [r3, #8]
    ee04:	e9c3 6500 	strd	r6, r5, [r3]
    ee08:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    ee0c:	680e      	ldr	r6, [r1, #0]
    ee0e:	4b06      	ldr	r3, [pc, #24]	; (ee28 <nrf_cc310_platform_set_mutexes+0x34>)
    ee10:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    ee14:	e9c3 6500 	strd	r6, r5, [r3]
    ee18:	e9c3 4002 	strd	r4, r0, [r3, #8]
    ee1c:	611a      	str	r2, [r3, #16]
    ee1e:	bc70      	pop	{r4, r5, r6}
    ee20:	4770      	bx	lr
    ee22:	bf00      	nop
    ee24:	20001430 	.word	0x20001430
    ee28:	20001440 	.word	0x20001440

0000ee2c <CC_LibInitNoRng>:
    ee2c:	b510      	push	{r4, lr}
    ee2e:	f7ff fe7d 	bl	eb2c <CC_HalInit>
    ee32:	b970      	cbnz	r0, ee52 <CC_LibInitNoRng+0x26>
    ee34:	f7ff fdb6 	bl	e9a4 <CC_PalInit>
    ee38:	b980      	cbnz	r0, ee5c <CC_LibInitNoRng+0x30>
    ee3a:	f7ff fe43 	bl	eac4 <CC_PalPowerSaveModeSelect>
    ee3e:	b980      	cbnz	r0, ee62 <CC_LibInitNoRng+0x36>
    ee40:	4b11      	ldr	r3, [pc, #68]	; (ee88 <CC_LibInitNoRng+0x5c>)
    ee42:	681b      	ldr	r3, [r3, #0]
    ee44:	0e1b      	lsrs	r3, r3, #24
    ee46:	2bf0      	cmp	r3, #240	; 0xf0
    ee48:	d00d      	beq.n	ee66 <CC_LibInitNoRng+0x3a>
    ee4a:	2406      	movs	r4, #6
    ee4c:	f7ff fe70 	bl	eb30 <CC_HalTerminate>
    ee50:	e000      	b.n	ee54 <CC_LibInitNoRng+0x28>
    ee52:	2403      	movs	r4, #3
    ee54:	f7ff fdd4 	bl	ea00 <CC_PalTerminate>
    ee58:	4620      	mov	r0, r4
    ee5a:	bd10      	pop	{r4, pc}
    ee5c:	2404      	movs	r4, #4
    ee5e:	4620      	mov	r0, r4
    ee60:	bd10      	pop	{r4, pc}
    ee62:	2400      	movs	r4, #0
    ee64:	e7f2      	b.n	ee4c <CC_LibInitNoRng+0x20>
    ee66:	4a09      	ldr	r2, [pc, #36]	; (ee8c <CC_LibInitNoRng+0x60>)
    ee68:	4b09      	ldr	r3, [pc, #36]	; (ee90 <CC_LibInitNoRng+0x64>)
    ee6a:	6812      	ldr	r2, [r2, #0]
    ee6c:	429a      	cmp	r2, r3
    ee6e:	d001      	beq.n	ee74 <CC_LibInitNoRng+0x48>
    ee70:	2407      	movs	r4, #7
    ee72:	e7eb      	b.n	ee4c <CC_LibInitNoRng+0x20>
    ee74:	2001      	movs	r0, #1
    ee76:	f7ff fe25 	bl	eac4 <CC_PalPowerSaveModeSelect>
    ee7a:	2800      	cmp	r0, #0
    ee7c:	d1f1      	bne.n	ee62 <CC_LibInitNoRng+0x36>
    ee7e:	4b05      	ldr	r3, [pc, #20]	; (ee94 <CC_LibInitNoRng+0x68>)
    ee80:	4604      	mov	r4, r0
    ee82:	6018      	str	r0, [r3, #0]
    ee84:	e7e8      	b.n	ee58 <CC_LibInitNoRng+0x2c>
    ee86:	bf00      	nop
    ee88:	50841928 	.word	0x50841928
    ee8c:	50841a24 	.word	0x50841a24
    ee90:	20e00000 	.word	0x20e00000
    ee94:	50841a0c 	.word	0x50841a0c

0000ee98 <CC_LibInitRngModule>:
    ee98:	b530      	push	{r4, r5, lr}
    ee9a:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
    ee9e:	f44f 7208 	mov.w	r2, #544	; 0x220
    eea2:	2100      	movs	r1, #0
    eea4:	a80c      	add	r0, sp, #48	; 0x30
    eea6:	f000 ffff 	bl	fea8 <memset>
    eeaa:	2300      	movs	r3, #0
    eeac:	a802      	add	r0, sp, #8
    eeae:	4619      	mov	r1, r3
    eeb0:	2228      	movs	r2, #40	; 0x28
    eeb2:	9301      	str	r3, [sp, #4]
    eeb4:	f000 fff8 	bl	fea8 <memset>
    eeb8:	a802      	add	r0, sp, #8
    eeba:	f7ff fed1 	bl	ec60 <RNG_PLAT_SetUserRngParameters>
    eebe:	b118      	cbz	r0, eec8 <CC_LibInitRngModule+0x30>
    eec0:	2005      	movs	r0, #5
    eec2:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    eec6:	bd30      	pop	{r4, r5, pc}
    eec8:	4d1c      	ldr	r5, [pc, #112]	; (ef3c <CC_LibInitRngModule+0xa4>)
    eeca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    eece:	6828      	ldr	r0, [r5, #0]
    eed0:	f7ff fdc8 	bl	ea64 <CC_PalMutexLock>
    eed4:	4604      	mov	r4, r0
    eed6:	b9f0      	cbnz	r0, ef16 <CC_LibInitRngModule+0x7e>
    eed8:	2000      	movs	r0, #0
    eeda:	f7ff fdf3 	bl	eac4 <CC_PalPowerSaveModeSelect>
    eede:	b9b0      	cbnz	r0, ef0e <CC_LibInitRngModule+0x76>
    eee0:	aa0c      	add	r2, sp, #48	; 0x30
    eee2:	a902      	add	r1, sp, #8
    eee4:	a801      	add	r0, sp, #4
    eee6:	f000 fbd5 	bl	f694 <LLF_RND_RunTrngStartupTest>
    eeea:	4604      	mov	r4, r0
    eeec:	2001      	movs	r0, #1
    eeee:	f7ff fde9 	bl	eac4 <CC_PalPowerSaveModeSelect>
    eef2:	b9f0      	cbnz	r0, ef32 <CC_LibInitRngModule+0x9a>
    eef4:	6828      	ldr	r0, [r5, #0]
    eef6:	f7ff fdbd 	bl	ea74 <CC_PalMutexUnlock>
    eefa:	b110      	cbz	r0, ef02 <CC_LibInitRngModule+0x6a>
    eefc:	4810      	ldr	r0, [pc, #64]	; (ef40 <CC_LibInitRngModule+0xa8>)
    eefe:	f7ff ff3b 	bl	ed78 <CC_PalAbort>
    ef02:	4620      	mov	r0, r4
    ef04:	2c00      	cmp	r4, #0
    ef06:	d1db      	bne.n	eec0 <CC_LibInitRngModule+0x28>
    ef08:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    ef0c:	bd30      	pop	{r4, r5, pc}
    ef0e:	480d      	ldr	r0, [pc, #52]	; (ef44 <CC_LibInitRngModule+0xac>)
    ef10:	f7ff ff32 	bl	ed78 <CC_PalAbort>
    ef14:	e7e4      	b.n	eee0 <CC_LibInitRngModule+0x48>
    ef16:	480c      	ldr	r0, [pc, #48]	; (ef48 <CC_LibInitRngModule+0xb0>)
    ef18:	f7ff ff2e 	bl	ed78 <CC_PalAbort>
    ef1c:	2c01      	cmp	r4, #1
    ef1e:	d1db      	bne.n	eed8 <CC_LibInitRngModule+0x40>
    ef20:	6828      	ldr	r0, [r5, #0]
    ef22:	f7ff fda7 	bl	ea74 <CC_PalMutexUnlock>
    ef26:	2800      	cmp	r0, #0
    ef28:	d0ca      	beq.n	eec0 <CC_LibInitRngModule+0x28>
    ef2a:	4805      	ldr	r0, [pc, #20]	; (ef40 <CC_LibInitRngModule+0xa8>)
    ef2c:	f7ff ff24 	bl	ed78 <CC_PalAbort>
    ef30:	e7c6      	b.n	eec0 <CC_LibInitRngModule+0x28>
    ef32:	4806      	ldr	r0, [pc, #24]	; (ef4c <CC_LibInitRngModule+0xb4>)
    ef34:	f7ff ff20 	bl	ed78 <CC_PalAbort>
    ef38:	e7dc      	b.n	eef4 <CC_LibInitRngModule+0x5c>
    ef3a:	bf00      	nop
    ef3c:	20001424 	.word	0x20001424
    ef40:	000107dc 	.word	0x000107dc
    ef44:	000107f4 	.word	0x000107f4
    ef48:	000107c4 	.word	0x000107c4
    ef4c:	00010814 	.word	0x00010814

0000ef50 <CC_LibInit>:
    ef50:	b508      	push	{r3, lr}
    ef52:	f7ff fdeb 	bl	eb2c <CC_HalInit>
    ef56:	b118      	cbz	r0, ef60 <CC_LibInit+0x10>
    ef58:	f7ff fd52 	bl	ea00 <CC_PalTerminate>
    ef5c:	2003      	movs	r0, #3
    ef5e:	bd08      	pop	{r3, pc}
    ef60:	f7ff fd20 	bl	e9a4 <CC_PalInit>
    ef64:	b968      	cbnz	r0, ef82 <CC_LibInit+0x32>
    ef66:	f7ff fdad 	bl	eac4 <CC_PalPowerSaveModeSelect>
    ef6a:	b960      	cbnz	r0, ef86 <CC_LibInit+0x36>
    ef6c:	4b15      	ldr	r3, [pc, #84]	; (efc4 <CC_LibInit+0x74>)
    ef6e:	681b      	ldr	r3, [r3, #0]
    ef70:	0e1b      	lsrs	r3, r3, #24
    ef72:	2bf0      	cmp	r3, #240	; 0xf0
    ef74:	d012      	beq.n	ef9c <CC_LibInit+0x4c>
    ef76:	f7ff fddb 	bl	eb30 <CC_HalTerminate>
    ef7a:	f7ff fd41 	bl	ea00 <CC_PalTerminate>
    ef7e:	2006      	movs	r0, #6
    ef80:	bd08      	pop	{r3, pc}
    ef82:	2004      	movs	r0, #4
    ef84:	bd08      	pop	{r3, pc}
    ef86:	f7ff fdd3 	bl	eb30 <CC_HalTerminate>
    ef8a:	f7ff fd39 	bl	ea00 <CC_PalTerminate>
    ef8e:	f7ff ff83 	bl	ee98 <CC_LibInitRngModule>
    ef92:	2800      	cmp	r0, #0
    ef94:	bf0c      	ite	eq
    ef96:	2000      	moveq	r0, #0
    ef98:	2005      	movne	r0, #5
    ef9a:	bd08      	pop	{r3, pc}
    ef9c:	4a0a      	ldr	r2, [pc, #40]	; (efc8 <CC_LibInit+0x78>)
    ef9e:	4b0b      	ldr	r3, [pc, #44]	; (efcc <CC_LibInit+0x7c>)
    efa0:	6812      	ldr	r2, [r2, #0]
    efa2:	429a      	cmp	r2, r3
    efa4:	d005      	beq.n	efb2 <CC_LibInit+0x62>
    efa6:	f7ff fdc3 	bl	eb30 <CC_HalTerminate>
    efaa:	f7ff fd29 	bl	ea00 <CC_PalTerminate>
    efae:	2007      	movs	r0, #7
    efb0:	bd08      	pop	{r3, pc}
    efb2:	2001      	movs	r0, #1
    efb4:	f7ff fd86 	bl	eac4 <CC_PalPowerSaveModeSelect>
    efb8:	2800      	cmp	r0, #0
    efba:	d1e4      	bne.n	ef86 <CC_LibInit+0x36>
    efbc:	4b04      	ldr	r3, [pc, #16]	; (efd0 <CC_LibInit+0x80>)
    efbe:	6018      	str	r0, [r3, #0]
    efc0:	e7e5      	b.n	ef8e <CC_LibInit+0x3e>
    efc2:	bf00      	nop
    efc4:	50841928 	.word	0x50841928
    efc8:	50841a24 	.word	0x50841a24
    efcc:	20e00000 	.word	0x20e00000
    efd0:	50841a0c 	.word	0x50841a0c

0000efd4 <CC_PalTrngParamGet>:
    efd4:	b118      	cbz	r0, efde <CC_PalTrngParamGet+0xa>
    efd6:	b111      	cbz	r1, efde <CC_PalTrngParamGet+0xa>
    efd8:	680b      	ldr	r3, [r1, #0]
    efda:	2b1c      	cmp	r3, #28
    efdc:	d001      	beq.n	efe2 <CC_PalTrngParamGet+0xe>
    efde:	2001      	movs	r0, #1
    efe0:	4770      	bx	lr
    efe2:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    efe6:	4a3a      	ldr	r2, [pc, #232]	; (f0d0 <CC_PalTrngParamGet+0xfc>)
    efe8:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    efec:	4291      	cmp	r1, r2
    efee:	d05a      	beq.n	f0a6 <CC_PalTrngParamGet+0xd2>
    eff0:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    eff4:	3201      	adds	r2, #1
    eff6:	d056      	beq.n	f0a6 <CC_PalTrngParamGet+0xd2>
    eff8:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    effc:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f000:	6002      	str	r2, [r0, #0]
    f002:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    f006:	4a33      	ldr	r2, [pc, #204]	; (f0d4 <CC_PalTrngParamGet+0x100>)
    f008:	4291      	cmp	r1, r2
    f00a:	d05e      	beq.n	f0ca <CC_PalTrngParamGet+0xf6>
    f00c:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    f010:	3201      	adds	r2, #1
    f012:	d05a      	beq.n	f0ca <CC_PalTrngParamGet+0xf6>
    f014:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    f018:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f01c:	6042      	str	r2, [r0, #4]
    f01e:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    f022:	f512 7f94 	cmn.w	r2, #296	; 0x128
    f026:	d04d      	beq.n	f0c4 <CC_PalTrngParamGet+0xf0>
    f028:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    f02c:	3201      	adds	r2, #1
    f02e:	d049      	beq.n	f0c4 <CC_PalTrngParamGet+0xf0>
    f030:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    f034:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f038:	6082      	str	r2, [r0, #8]
    f03a:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    f03e:	4a26      	ldr	r2, [pc, #152]	; (f0d8 <CC_PalTrngParamGet+0x104>)
    f040:	4291      	cmp	r1, r2
    f042:	d03c      	beq.n	f0be <CC_PalTrngParamGet+0xea>
    f044:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    f048:	3201      	adds	r2, #1
    f04a:	d038      	beq.n	f0be <CC_PalTrngParamGet+0xea>
    f04c:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    f050:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f054:	60c2      	str	r2, [r0, #12]
    f056:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    f05a:	3270      	adds	r2, #112	; 0x70
    f05c:	d02d      	beq.n	f0ba <CC_PalTrngParamGet+0xe6>
    f05e:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    f062:	3201      	adds	r2, #1
    f064:	d029      	beq.n	f0ba <CC_PalTrngParamGet+0xe6>
    f066:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    f06a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f06e:	6102      	str	r2, [r0, #16]
    f070:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    f074:	32af      	adds	r2, #175	; 0xaf
    f076:	d01e      	beq.n	f0b6 <CC_PalTrngParamGet+0xe2>
    f078:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    f07c:	3201      	adds	r2, #1
    f07e:	d01a      	beq.n	f0b6 <CC_PalTrngParamGet+0xe2>
    f080:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    f084:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f088:	6142      	str	r2, [r0, #20]
    f08a:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    f08e:	4a13      	ldr	r2, [pc, #76]	; (f0dc <CC_PalTrngParamGet+0x108>)
    f090:	4291      	cmp	r1, r2
    f092:	d00b      	beq.n	f0ac <CC_PalTrngParamGet+0xd8>
    f094:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    f098:	3201      	adds	r2, #1
    f09a:	d007      	beq.n	f0ac <CC_PalTrngParamGet+0xd8>
    f09c:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    f0a0:	6183      	str	r3, [r0, #24]
    f0a2:	2000      	movs	r0, #0
    f0a4:	4770      	bx	lr
    f0a6:	f640 02fc 	movw	r2, #2300	; 0x8fc
    f0aa:	e7a7      	b.n	effc <CC_PalTrngParamGet+0x28>
    f0ac:	f240 3337 	movw	r3, #823	; 0x337
    f0b0:	6183      	str	r3, [r0, #24]
    f0b2:	2000      	movs	r0, #0
    f0b4:	4770      	bx	lr
    f0b6:	2251      	movs	r2, #81	; 0x51
    f0b8:	e7e4      	b.n	f084 <CC_PalTrngParamGet+0xb0>
    f0ba:	2290      	movs	r2, #144	; 0x90
    f0bc:	e7d5      	b.n	f06a <CC_PalTrngParamGet+0x96>
    f0be:	f642 1204 	movw	r2, #10500	; 0x2904
    f0c2:	e7c5      	b.n	f050 <CC_PalTrngParamGet+0x7c>
    f0c4:	f640 62d8 	movw	r2, #3800	; 0xed8
    f0c8:	e7b4      	b.n	f034 <CC_PalTrngParamGet+0x60>
    f0ca:	f242 02d0 	movw	r2, #8400	; 0x20d0
    f0ce:	e7a3      	b.n	f018 <CC_PalTrngParamGet+0x44>
    f0d0:	fffff8fc 	.word	0xfffff8fc
    f0d4:	ffff20d0 	.word	0xffff20d0
    f0d8:	ffff2904 	.word	0xffff2904
    f0dc:	fffff337 	.word	0xfffff337

0000f0e0 <LLF_RND_AdaptiveProportionTest>:
    f0e0:	b3a8      	cbz	r0, f14e <LLF_RND_AdaptiveProportionTest+0x6e>
    f0e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f0e6:	1e4c      	subs	r4, r1, #1
    f0e8:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    f0ec:	d22c      	bcs.n	f148 <LLF_RND_AdaptiveProportionTest+0x68>
    f0ee:	b35b      	cbz	r3, f148 <LLF_RND_AdaptiveProportionTest+0x68>
    f0f0:	b352      	cbz	r2, f148 <LLF_RND_AdaptiveProportionTest+0x68>
    f0f2:	f04f 0c00 	mov.w	ip, #0
    f0f6:	00c9      	lsls	r1, r1, #3
    f0f8:	46e6      	mov	lr, ip
    f0fa:	4665      	mov	r5, ip
    f0fc:	4664      	mov	r4, ip
    f0fe:	1e4f      	subs	r7, r1, #1
    f100:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
    f104:	e00c      	b.n	f120 <LLF_RND_AdaptiveProportionTest+0x40>
    f106:	42ab      	cmp	r3, r5
    f108:	d016      	beq.n	f138 <LLF_RND_AdaptiveProportionTest+0x58>
    f10a:	458e      	cmp	lr, r1
    f10c:	d101      	bne.n	f112 <LLF_RND_AdaptiveProportionTest+0x32>
    f10e:	f10c 0c01 	add.w	ip, ip, #1
    f112:	45a8      	cmp	r8, r5
    f114:	d016      	beq.n	f144 <LLF_RND_AdaptiveProportionTest+0x64>
    f116:	3401      	adds	r4, #1
    f118:	42bc      	cmp	r4, r7
    f11a:	f105 0501 	add.w	r5, r5, #1
    f11e:	d818      	bhi.n	f152 <LLF_RND_AdaptiveProportionTest+0x72>
    f120:	0961      	lsrs	r1, r4, #5
    f122:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    f126:	f004 061f 	and.w	r6, r4, #31
    f12a:	40f1      	lsrs	r1, r6
    f12c:	2e1f      	cmp	r6, #31
    f12e:	bf18      	it	ne
    f130:	f001 0101 	andne.w	r1, r1, #1
    f134:	2c00      	cmp	r4, #0
    f136:	d1e6      	bne.n	f106 <LLF_RND_AdaptiveProportionTest+0x26>
    f138:	2500      	movs	r5, #0
    f13a:	45a8      	cmp	r8, r5
    f13c:	468e      	mov	lr, r1
    f13e:	f04f 0c01 	mov.w	ip, #1
    f142:	d1e8      	bne.n	f116 <LLF_RND_AdaptiveProportionTest+0x36>
    f144:	4562      	cmp	r2, ip
    f146:	d2e6      	bcs.n	f116 <LLF_RND_AdaptiveProportionTest+0x36>
    f148:	4803      	ldr	r0, [pc, #12]	; (f158 <LLF_RND_AdaptiveProportionTest+0x78>)
    f14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f14e:	4802      	ldr	r0, [pc, #8]	; (f158 <LLF_RND_AdaptiveProportionTest+0x78>)
    f150:	4770      	bx	lr
    f152:	2000      	movs	r0, #0
    f154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f158:	00f10c37 	.word	0x00f10c37

0000f15c <getTrngSource>:
    f15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f160:	b08f      	sub	sp, #60	; 0x3c
    f162:	460d      	mov	r5, r1
    f164:	e9dd 4119 	ldrd	r4, r1, [sp, #100]	; 0x64
    f168:	4683      	mov	fp, r0
    f16a:	2900      	cmp	r1, #0
    f16c:	d157      	bne.n	f21e <getTrngSource+0xc2>
    f16e:	6929      	ldr	r1, [r5, #16]
    f170:	9103      	str	r1, [sp, #12]
    f172:	2100      	movs	r1, #0
    f174:	601c      	str	r4, [r3, #0]
    f176:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f178:	6019      	str	r1, [r3, #0]
    f17a:	2a00      	cmp	r2, #0
    f17c:	f000 8122 	beq.w	f3c4 <getTrngSource+0x268>
    f180:	4a81      	ldr	r2, [pc, #516]	; (f388 <getTrngSource+0x22c>)
    f182:	4b82      	ldr	r3, [pc, #520]	; (f38c <getTrngSource+0x230>)
    f184:	6811      	ldr	r1, [r2, #0]
    f186:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    f188:	681b      	ldr	r3, [r3, #0]
    f18a:	429a      	cmp	r2, r3
    f18c:	d157      	bne.n	f23e <getTrngSource+0xe2>
    f18e:	290a      	cmp	r1, #10
    f190:	d155      	bne.n	f23e <getTrngSource+0xe2>
    f192:	f89b 3003 	ldrb.w	r3, [fp, #3]
    f196:	9306      	str	r3, [sp, #24]
    f198:	9903      	ldr	r1, [sp, #12]
    f19a:	2304      	movs	r3, #4
    f19c:	4608      	mov	r0, r1
    f19e:	4a7c      	ldr	r2, [pc, #496]	; (f390 <getTrngSource+0x234>)
    f1a0:	9302      	str	r3, [sp, #8]
    f1a2:	fba2 0200 	umull	r0, r2, r2, r0
    f1a6:	0892      	lsrs	r2, r2, #2
    f1a8:	00cb      	lsls	r3, r1, #3
    f1aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    f1ae:	f104 0008 	add.w	r0, r4, #8
    f1b2:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
    f1b6:	3b01      	subs	r3, #1
    f1b8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; f38c <getTrngSource+0x230>
    f1bc:	f8df a200 	ldr.w	sl, [pc, #512]	; f3c0 <getTrngSource+0x264>
    f1c0:	9004      	str	r0, [sp, #16]
    f1c2:	9200      	str	r2, [sp, #0]
    f1c4:	9305      	str	r3, [sp, #20]
    f1c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f1c8:	9c03      	ldr	r4, [sp, #12]
    f1ca:	601c      	str	r4, [r3, #0]
    f1cc:	2c00      	cmp	r4, #0
    f1ce:	f000 80cc 	beq.w	f36a <getTrngSource+0x20e>
    f1d2:	2600      	movs	r6, #0
    f1d4:	9f04      	ldr	r7, [sp, #16]
    f1d6:	f000 faa9 	bl	f72c <LLF_RND_TurnOffTrng>
    f1da:	2300      	movs	r3, #0
    f1dc:	9307      	str	r3, [sp, #28]
    f1de:	9b06      	ldr	r3, [sp, #24]
    f1e0:	f1bb 0f00 	cmp.w	fp, #0
    f1e4:	d03a      	beq.n	f25c <getTrngSource+0x100>
    f1e6:	2d00      	cmp	r5, #0
    f1e8:	d034      	beq.n	f254 <getTrngSource+0xf8>
    f1ea:	bb53      	cbnz	r3, f242 <getTrngSource+0xe6>
    f1ec:	005b      	lsls	r3, r3, #1
    f1ee:	9306      	str	r3, [sp, #24]
    f1f0:	f1bb 0f00 	cmp.w	fp, #0
    f1f4:	d036      	beq.n	f264 <getTrngSource+0x108>
    f1f6:	2d00      	cmp	r5, #0
    f1f8:	d034      	beq.n	f264 <getTrngSource+0x108>
    f1fa:	b1e3      	cbz	r3, f236 <getTrngSource+0xda>
    f1fc:	a906      	add	r1, sp, #24
    f1fe:	4628      	mov	r0, r5
    f200:	f000 fa84 	bl	f70c <LLF_RND_GetFastestRosc>
    f204:	2800      	cmp	r0, #0
    f206:	f000 817d 	beq.w	f504 <getTrngSource+0x3a8>
    f20a:	4b62      	ldr	r3, [pc, #392]	; (f394 <getTrngSource+0x238>)
    f20c:	4298      	cmp	r0, r3
    f20e:	d012      	beq.n	f236 <getTrngSource+0xda>
    f210:	9000      	str	r0, [sp, #0]
    f212:	f000 fa8b 	bl	f72c <LLF_RND_TurnOffTrng>
    f216:	9800      	ldr	r0, [sp, #0]
    f218:	b00f      	add	sp, #60	; 0x3c
    f21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f21e:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    f222:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    f226:	3001      	adds	r0, #1
    f228:	bf0c      	ite	eq
    f22a:	f44f 7104 	moveq.w	r1, #528	; 0x210
    f22e:	f8d1 1c0c 	ldrne.w	r1, [r1, #3084]	; 0xc0c
    f232:	9103      	str	r1, [sp, #12]
    f234:	e79d      	b.n	f172 <getTrngSource+0x16>
    f236:	6a2b      	ldr	r3, [r5, #32]
    f238:	b973      	cbnz	r3, f258 <getTrngSource+0xfc>
    f23a:	4856      	ldr	r0, [pc, #344]	; (f394 <getTrngSource+0x238>)
    f23c:	e7e8      	b.n	f210 <getTrngSource+0xb4>
    f23e:	4856      	ldr	r0, [pc, #344]	; (f398 <getTrngSource+0x23c>)
    f240:	e7e6      	b.n	f210 <getTrngSource+0xb4>
    f242:	a906      	add	r1, sp, #24
    f244:	4628      	mov	r0, r5
    f246:	f000 fa61 	bl	f70c <LLF_RND_GetFastestRosc>
    f24a:	b168      	cbz	r0, f268 <getTrngSource+0x10c>
    f24c:	4b53      	ldr	r3, [pc, #332]	; (f39c <getTrngSource+0x240>)
    f24e:	4298      	cmp	r0, r3
    f250:	d0de      	beq.n	f210 <getTrngSource+0xb4>
    f252:	9b06      	ldr	r3, [sp, #24]
    f254:	2b08      	cmp	r3, #8
    f256:	d1c9      	bne.n	f1ec <getTrngSource+0x90>
    f258:	4851      	ldr	r0, [pc, #324]	; (f3a0 <getTrngSource+0x244>)
    f25a:	e7d9      	b.n	f210 <getTrngSource+0xb4>
    f25c:	2b08      	cmp	r3, #8
    f25e:	d0fb      	beq.n	f258 <getTrngSource+0xfc>
    f260:	005b      	lsls	r3, r3, #1
    f262:	9306      	str	r3, [sp, #24]
    f264:	484f      	ldr	r0, [pc, #316]	; (f3a4 <getTrngSource+0x248>)
    f266:	e7d3      	b.n	f210 <getTrngSource+0xb4>
    f268:	4629      	mov	r1, r5
    f26a:	9806      	ldr	r0, [sp, #24]
    f26c:	f000 fa30 	bl	f6d0 <LLF_RND_GetRoscSampleCnt>
    f270:	2800      	cmp	r0, #0
    f272:	d1eb      	bne.n	f24c <getTrngSource+0xf0>
    f274:	9b06      	ldr	r3, [sp, #24]
    f276:	2b08      	cmp	r3, #8
    f278:	f000 810e 	beq.w	f498 <getTrngSource+0x33c>
    f27c:	2b04      	cmp	r3, #4
    f27e:	f000 8131 	beq.w	f4e4 <getTrngSource+0x388>
    f282:	f1a3 0302 	sub.w	r3, r3, #2
    f286:	fab3 f383 	clz	r3, r3
    f28a:	095b      	lsrs	r3, r3, #5
    f28c:	9301      	str	r3, [sp, #4]
    f28e:	2301      	movs	r3, #1
    f290:	4619      	mov	r1, r3
    f292:	4a45      	ldr	r2, [pc, #276]	; (f3a8 <getTrngSource+0x24c>)
    f294:	6013      	str	r3, [r2, #0]
    f296:	f842 3c84 	str.w	r3, [r2, #-132]
    f29a:	4b43      	ldr	r3, [pc, #268]	; (f3a8 <getTrngSource+0x24c>)
    f29c:	6019      	str	r1, [r3, #0]
    f29e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f2a0:	f8c9 3000 	str.w	r3, [r9]
    f2a4:	f8d9 2000 	ldr.w	r2, [r9]
    f2a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f2aa:	429a      	cmp	r2, r3
    f2ac:	d1f5      	bne.n	f29a <getTrngSource+0x13e>
    f2ae:	f04f 0800 	mov.w	r8, #0
    f2b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f2b6:	f8ca 8000 	str.w	r8, [sl]
    f2ba:	f7ff fc3b 	bl	eb34 <CC_HalClearInterruptBit>
    f2be:	4a3b      	ldr	r2, [pc, #236]	; (f3ac <getTrngSource+0x250>)
    f2c0:	4b3b      	ldr	r3, [pc, #236]	; (f3b0 <getTrngSource+0x254>)
    f2c2:	4640      	mov	r0, r8
    f2c4:	601a      	str	r2, [r3, #0]
    f2c6:	f7ff fc43 	bl	eb50 <CC_HalMaskInterrupt>
    f2ca:	220a      	movs	r2, #10
    f2cc:	9801      	ldr	r0, [sp, #4]
    f2ce:	4939      	ldr	r1, [pc, #228]	; (f3b4 <getTrngSource+0x258>)
    f2d0:	4b2d      	ldr	r3, [pc, #180]	; (f388 <getTrngSource+0x22c>)
    f2d2:	6008      	str	r0, [r1, #0]
    f2d4:	601a      	str	r2, [r3, #0]
    f2d6:	692a      	ldr	r2, [r5, #16]
    f2d8:	f1a8 3855 	sub.w	r8, r8, #1431655765	; 0x55555555
    f2dc:	fba8 1202 	umull	r1, r2, r8, r2
    f2e0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f2e2:	0912      	lsrs	r2, r2, #4
    f2e4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f2e8:	03db      	lsls	r3, r3, #15
    f2ea:	fb03 f302 	mul.w	r3, r3, r2
    f2ee:	4a32      	ldr	r2, [pc, #200]	; (f3b8 <getTrngSource+0x25c>)
    f2f0:	099b      	lsrs	r3, r3, #6
    f2f2:	6013      	str	r3, [r2, #0]
    f2f4:	2301      	movs	r3, #1
    f2f6:	f8ca 3000 	str.w	r3, [sl]
    f2fa:	9906      	ldr	r1, [sp, #24]
    f2fc:	f8db 2000 	ldr.w	r2, [fp]
    f300:	020b      	lsls	r3, r1, #8
    f302:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    f306:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    f30a:	4313      	orrs	r3, r2
    f30c:	f8cb 3000 	str.w	r3, [fp]
    f310:	a807      	add	r0, sp, #28
    f312:	f000 f9cd 	bl	f6b0 <LLF_RND_WaitRngInterrupt>
    f316:	2800      	cmp	r0, #0
    f318:	d198      	bne.n	f24c <getTrngSource+0xf0>
    f31a:	4b28      	ldr	r3, [pc, #160]	; (f3bc <getTrngSource+0x260>)
    f31c:	fba8 2804 	umull	r2, r8, r8, r4
    f320:	681a      	ldr	r2, [r3, #0]
    f322:	3314      	adds	r3, #20
    f324:	9208      	str	r2, [sp, #32]
    f326:	f853 2c10 	ldr.w	r2, [r3, #-16]
    f32a:	ebb6 0f98 	cmp.w	r6, r8, lsr #2
    f32e:	9209      	str	r2, [sp, #36]	; 0x24
    f330:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    f334:	920a      	str	r2, [sp, #40]	; 0x28
    f336:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f33a:	920b      	str	r2, [sp, #44]	; 0x2c
    f33c:	f853 2c04 	ldr.w	r2, [r3, #-4]
    f340:	920c      	str	r2, [sp, #48]	; 0x30
    f342:	681b      	ldr	r3, [r3, #0]
    f344:	930d      	str	r3, [sp, #52]	; 0x34
    f346:	d101      	bne.n	f34c <getTrngSource+0x1f0>
    f348:	9b00      	ldr	r3, [sp, #0]
    f34a:	b99b      	cbnz	r3, f374 <getTrngSource+0x218>
    f34c:	4638      	mov	r0, r7
    f34e:	2218      	movs	r2, #24
    f350:	a908      	add	r1, sp, #32
    f352:	f7ff fb21 	bl	e998 <CC_PalMemCopyPlat>
    f356:	3c18      	subs	r4, #24
    f358:	3718      	adds	r7, #24
    f35a:	3601      	adds	r6, #1
    f35c:	2c00      	cmp	r4, #0
    f35e:	f47f af3a 	bne.w	f1d6 <getTrngSource+0x7a>
    f362:	9b04      	ldr	r3, [sp, #16]
    f364:	2b00      	cmp	r3, #0
    f366:	f040 809a 	bne.w	f49e <getTrngSource+0x342>
    f36a:	2300      	movs	r3, #0
    f36c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    f36e:	6013      	str	r3, [r2, #0]
    f370:	9b06      	ldr	r3, [sp, #24]
    f372:	e76f      	b.n	f254 <getTrngSource+0xf8>
    f374:	461a      	mov	r2, r3
    f376:	4638      	mov	r0, r7
    f378:	a908      	add	r1, sp, #32
    f37a:	1ae4      	subs	r4, r4, r3
    f37c:	f7ff fb0c 	bl	e998 <CC_PalMemCopyPlat>
    f380:	9b00      	ldr	r3, [sp, #0]
    f382:	441f      	add	r7, r3
    f384:	e7e9      	b.n	f35a <getTrngSource+0x1fe>
    f386:	bf00      	nop
    f388:	50841138 	.word	0x50841138
    f38c:	50841130 	.word	0x50841130
    f390:	aaaaaaab 	.word	0xaaaaaaab
    f394:	00f10c31 	.word	0x00f10c31
    f398:	00f10c30 	.word	0x00f10c30
    f39c:	00f10c02 	.word	0x00f10c02
    f3a0:	00f10c32 	.word	0x00f10c32
    f3a4:	00f10c35 	.word	0x00f10c35
    f3a8:	508411c4 	.word	0x508411c4
    f3ac:	0ffffffe 	.word	0x0ffffffe
    f3b0:	50841100 	.word	0x50841100
    f3b4:	5084110c 	.word	0x5084110c
    f3b8:	508411d8 	.word	0x508411d8
    f3bc:	50841114 	.word	0x50841114
    f3c0:	5084112c 	.word	0x5084112c
    f3c4:	f1bb 0f00 	cmp.w	fp, #0
    f3c8:	f43f af4c 	beq.w	f264 <getTrngSource+0x108>
    f3cc:	2d00      	cmp	r5, #0
    f3ce:	f43f af49 	beq.w	f264 <getTrngSource+0x108>
    f3d2:	2301      	movs	r3, #1
    f3d4:	a90e      	add	r1, sp, #56	; 0x38
    f3d6:	f841 3d20 	str.w	r3, [r1, #-32]!
    f3da:	f8cb 2000 	str.w	r2, [fp]
    f3de:	4628      	mov	r0, r5
    f3e0:	f000 f994 	bl	f70c <LLF_RND_GetFastestRosc>
    f3e4:	2800      	cmp	r0, #0
    f3e6:	f47f af13 	bne.w	f210 <getTrngSource+0xb4>
    f3ea:	4629      	mov	r1, r5
    f3ec:	9806      	ldr	r0, [sp, #24]
    f3ee:	f000 f96f 	bl	f6d0 <LLF_RND_GetRoscSampleCnt>
    f3f2:	2800      	cmp	r0, #0
    f3f4:	f47f af0c 	bne.w	f210 <getTrngSource+0xb4>
    f3f8:	9f06      	ldr	r7, [sp, #24]
    f3fa:	2f08      	cmp	r7, #8
    f3fc:	f000 80eb 	beq.w	f5d6 <getTrngSource+0x47a>
    f400:	2f04      	cmp	r7, #4
    f402:	f000 80ea 	beq.w	f5da <getTrngSource+0x47e>
    f406:	f1a7 0702 	sub.w	r7, r7, #2
    f40a:	fab7 f787 	clz	r7, r7
    f40e:	097f      	lsrs	r7, r7, #5
    f410:	2201      	movs	r2, #1
    f412:	4616      	mov	r6, r2
    f414:	4b73      	ldr	r3, [pc, #460]	; (f5e4 <getTrngSource+0x488>)
    f416:	4974      	ldr	r1, [pc, #464]	; (f5e8 <getTrngSource+0x48c>)
    f418:	601a      	str	r2, [r3, #0]
    f41a:	4618      	mov	r0, r3
    f41c:	600a      	str	r2, [r1, #0]
    f41e:	3b94      	subs	r3, #148	; 0x94
    f420:	6006      	str	r6, [r0, #0]
    f422:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    f424:	601a      	str	r2, [r3, #0]
    f426:	6819      	ldr	r1, [r3, #0]
    f428:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    f42a:	4291      	cmp	r1, r2
    f42c:	d1f8      	bne.n	f420 <getTrngSource+0x2c4>
    f42e:	f04f 0800 	mov.w	r8, #0
    f432:	4b6e      	ldr	r3, [pc, #440]	; (f5ec <getTrngSource+0x490>)
    f434:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f438:	f8c3 8000 	str.w	r8, [r3]
    f43c:	f7ff fb7a 	bl	eb34 <CC_HalClearInterruptBit>
    f440:	4b6b      	ldr	r3, [pc, #428]	; (f5f0 <getTrngSource+0x494>)
    f442:	4a6c      	ldr	r2, [pc, #432]	; (f5f4 <getTrngSource+0x498>)
    f444:	4640      	mov	r0, r8
    f446:	601a      	str	r2, [r3, #0]
    f448:	f7ff fb82 	bl	eb50 <CC_HalMaskInterrupt>
    f44c:	220a      	movs	r2, #10
    f44e:	496a      	ldr	r1, [pc, #424]	; (f5f8 <getTrngSource+0x49c>)
    f450:	4b6a      	ldr	r3, [pc, #424]	; (f5fc <getTrngSource+0x4a0>)
    f452:	600f      	str	r7, [r1, #0]
    f454:	601a      	str	r2, [r3, #0]
    f456:	991a      	ldr	r1, [sp, #104]	; 0x68
    f458:	692b      	ldr	r3, [r5, #16]
    f45a:	2901      	cmp	r1, #1
    f45c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    f45e:	f000 80b1 	beq.w	f5c4 <getTrngSource+0x468>
    f462:	4967      	ldr	r1, [pc, #412]	; (f600 <getTrngSource+0x4a4>)
    f464:	fba1 1303 	umull	r1, r3, r1, r3
    f468:	091b      	lsrs	r3, r3, #4
    f46a:	2101      	movs	r1, #1
    f46c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    f470:	03d2      	lsls	r2, r2, #15
    f472:	fb03 f302 	mul.w	r3, r3, r2
    f476:	4a63      	ldr	r2, [pc, #396]	; (f604 <getTrngSource+0x4a8>)
    f478:	099b      	lsrs	r3, r3, #6
    f47a:	6013      	str	r3, [r2, #0]
    f47c:	4b5b      	ldr	r3, [pc, #364]	; (f5ec <getTrngSource+0x490>)
    f47e:	6019      	str	r1, [r3, #0]
    f480:	9906      	ldr	r1, [sp, #24]
    f482:	f8db 2000 	ldr.w	r2, [fp]
    f486:	020b      	lsls	r3, r1, #8
    f488:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    f48c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    f490:	4313      	orrs	r3, r2
    f492:	f8cb 3000 	str.w	r3, [fp]
    f496:	e67f      	b.n	f198 <getTrngSource+0x3c>
    f498:	2303      	movs	r3, #3
    f49a:	9301      	str	r3, [sp, #4]
    f49c:	e6f7      	b.n	f28e <getTrngSource+0x132>
    f49e:	9b03      	ldr	r3, [sp, #12]
    f4a0:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
    f4a4:	f63f af61 	bhi.w	f36a <getTrngSource+0x20e>
    f4a8:	e9dd 7c04 	ldrd	r7, ip, [sp, #16]
    f4ac:	4620      	mov	r0, r4
    f4ae:	4623      	mov	r3, r4
    f4b0:	696e      	ldr	r6, [r5, #20]
    f4b2:	e004      	b.n	f4be <getTrngSource+0x362>
    f4b4:	2001      	movs	r0, #1
    f4b6:	3301      	adds	r3, #1
    f4b8:	4563      	cmp	r3, ip
    f4ba:	4614      	mov	r4, r2
    f4bc:	d815      	bhi.n	f4ea <getTrngSource+0x38e>
    f4be:	095a      	lsrs	r2, r3, #5
    f4c0:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
    f4c4:	f003 011f 	and.w	r1, r3, #31
    f4c8:	40ca      	lsrs	r2, r1
    f4ca:	291f      	cmp	r1, #31
    f4cc:	bf18      	it	ne
    f4ce:	f002 0201 	andne.w	r2, r2, #1
    f4d2:	2b00      	cmp	r3, #0
    f4d4:	d0ee      	beq.n	f4b4 <getTrngSource+0x358>
    f4d6:	42a2      	cmp	r2, r4
    f4d8:	d1ec      	bne.n	f4b4 <getTrngSource+0x358>
    f4da:	3001      	adds	r0, #1
    f4dc:	4286      	cmp	r6, r0
    f4de:	d1ea      	bne.n	f4b6 <getTrngSource+0x35a>
    f4e0:	4849      	ldr	r0, [pc, #292]	; (f608 <getTrngSource+0x4ac>)
    f4e2:	e00b      	b.n	f4fc <getTrngSource+0x3a0>
    f4e4:	2302      	movs	r3, #2
    f4e6:	9301      	str	r3, [sp, #4]
    f4e8:	e6d1      	b.n	f28e <getTrngSource+0x132>
    f4ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
    f4ee:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
    f4f2:	69aa      	ldr	r2, [r5, #24]
    f4f4:	f7ff fdf4 	bl	f0e0 <LLF_RND_AdaptiveProportionTest>
    f4f8:	2800      	cmp	r0, #0
    f4fa:	d05d      	beq.n	f5b8 <getTrngSource+0x45c>
    f4fc:	2300      	movs	r3, #0
    f4fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
    f500:	6013      	str	r3, [r2, #0]
    f502:	e6a3      	b.n	f24c <getTrngSource+0xf0>
    f504:	4629      	mov	r1, r5
    f506:	9806      	ldr	r0, [sp, #24]
    f508:	f000 f8e2 	bl	f6d0 <LLF_RND_GetRoscSampleCnt>
    f50c:	2800      	cmp	r0, #0
    f50e:	f47f ae7c 	bne.w	f20a <getTrngSource+0xae>
    f512:	9c06      	ldr	r4, [sp, #24]
    f514:	2c08      	cmp	r4, #8
    f516:	d051      	beq.n	f5bc <getTrngSource+0x460>
    f518:	2c04      	cmp	r4, #4
    f51a:	d051      	beq.n	f5c0 <getTrngSource+0x464>
    f51c:	f1a4 0402 	sub.w	r4, r4, #2
    f520:	fab4 f484 	clz	r4, r4
    f524:	0964      	lsrs	r4, r4, #5
    f526:	2301      	movs	r3, #1
    f528:	461e      	mov	r6, r3
    f52a:	4619      	mov	r1, r3
    f52c:	4a2d      	ldr	r2, [pc, #180]	; (f5e4 <getTrngSource+0x488>)
    f52e:	6013      	str	r3, [r2, #0]
    f530:	f842 3c84 	str.w	r3, [r2, #-132]
    f534:	4b2b      	ldr	r3, [pc, #172]	; (f5e4 <getTrngSource+0x488>)
    f536:	6019      	str	r1, [r3, #0]
    f538:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f53a:	f8c9 3000 	str.w	r3, [r9]
    f53e:	f8d9 2000 	ldr.w	r2, [r9]
    f542:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f544:	429a      	cmp	r2, r3
    f546:	d1f5      	bne.n	f534 <getTrngSource+0x3d8>
    f548:	2700      	movs	r7, #0
    f54a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f54e:	f8ca 7000 	str.w	r7, [sl]
    f552:	f7ff faef 	bl	eb34 <CC_HalClearInterruptBit>
    f556:	4b26      	ldr	r3, [pc, #152]	; (f5f0 <getTrngSource+0x494>)
    f558:	4a26      	ldr	r2, [pc, #152]	; (f5f4 <getTrngSource+0x498>)
    f55a:	4638      	mov	r0, r7
    f55c:	601a      	str	r2, [r3, #0]
    f55e:	f7ff faf7 	bl	eb50 <CC_HalMaskInterrupt>
    f562:	220a      	movs	r2, #10
    f564:	4924      	ldr	r1, [pc, #144]	; (f5f8 <getTrngSource+0x49c>)
    f566:	4b25      	ldr	r3, [pc, #148]	; (f5fc <getTrngSource+0x4a0>)
    f568:	600c      	str	r4, [r1, #0]
    f56a:	601a      	str	r2, [r3, #0]
    f56c:	692a      	ldr	r2, [r5, #16]
    f56e:	4924      	ldr	r1, [pc, #144]	; (f600 <getTrngSource+0x4a4>)
    f570:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f572:	fba1 1202 	umull	r1, r2, r1, r2
    f576:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f57a:	0912      	lsrs	r2, r2, #4
    f57c:	03db      	lsls	r3, r3, #15
    f57e:	fb03 f302 	mul.w	r3, r3, r2
    f582:	4a20      	ldr	r2, [pc, #128]	; (f604 <getTrngSource+0x4a8>)
    f584:	099b      	lsrs	r3, r3, #6
    f586:	6013      	str	r3, [r2, #0]
    f588:	f8ca 6000 	str.w	r6, [sl]
    f58c:	9b06      	ldr	r3, [sp, #24]
    f58e:	f8db 1000 	ldr.w	r1, [fp]
    f592:	021a      	lsls	r2, r3, #8
    f594:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
    f598:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
    f59c:	431a      	orrs	r2, r3
    f59e:	0a13      	lsrs	r3, r2, #8
    f5a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    f5a4:	4313      	orrs	r3, r2
    f5a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    f5aa:	f8cb 3000 	str.w	r3, [fp]
    f5ae:	9b02      	ldr	r3, [sp, #8]
    f5b0:	3b01      	subs	r3, #1
    f5b2:	9302      	str	r3, [sp, #8]
    f5b4:	f47f ae07 	bne.w	f1c6 <getTrngSource+0x6a>
    f5b8:	2000      	movs	r0, #0
    f5ba:	e629      	b.n	f210 <getTrngSource+0xb4>
    f5bc:	2403      	movs	r4, #3
    f5be:	e7b2      	b.n	f526 <getTrngSource+0x3ca>
    f5c0:	2402      	movs	r4, #2
    f5c2:	e7b0      	b.n	f526 <getTrngSource+0x3ca>
    f5c4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    f5c8:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	; 0xc0c
    f5cc:	3101      	adds	r1, #1
    f5ce:	d006      	beq.n	f5de <getTrngSource+0x482>
    f5d0:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    f5d4:	e745      	b.n	f462 <getTrngSource+0x306>
    f5d6:	2703      	movs	r7, #3
    f5d8:	e71a      	b.n	f410 <getTrngSource+0x2b4>
    f5da:	2702      	movs	r7, #2
    f5dc:	e718      	b.n	f410 <getTrngSource+0x2b4>
    f5de:	2316      	movs	r3, #22
    f5e0:	e743      	b.n	f46a <getTrngSource+0x30e>
    f5e2:	bf00      	nop
    f5e4:	508411c4 	.word	0x508411c4
    f5e8:	50841140 	.word	0x50841140
    f5ec:	5084112c 	.word	0x5084112c
    f5f0:	50841100 	.word	0x50841100
    f5f4:	0ffffffe 	.word	0x0ffffffe
    f5f8:	5084110c 	.word	0x5084110c
    f5fc:	50841138 	.word	0x50841138
    f600:	aaaaaaab 	.word	0xaaaaaaab
    f604:	508411d8 	.word	0x508411d8
    f608:	00f10c36 	.word	0x00f10c36

0000f60c <LLF_RND_GetTrngSource>:
    f60c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f610:	4c1b      	ldr	r4, [pc, #108]	; (f680 <LLF_RND_GetTrngSource+0x74>)
    f612:	b085      	sub	sp, #20
    f614:	4607      	mov	r7, r0
    f616:	e9dd 560d 	ldrd	r5, r6, [sp, #52]	; 0x34
    f61a:	4688      	mov	r8, r1
    f61c:	6820      	ldr	r0, [r4, #0]
    f61e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    f622:	4691      	mov	r9, r2
    f624:	f7ff fa1e 	bl	ea64 <CC_PalMutexLock>
    f628:	bb28      	cbnz	r0, f676 <LLF_RND_GetTrngSource+0x6a>
    f62a:	2000      	movs	r0, #0
    f62c:	f7ff fa4a 	bl	eac4 <CC_PalPowerSaveModeSelect>
    f630:	b9e8      	cbnz	r0, f66e <LLF_RND_GetTrngSource+0x62>
    f632:	2300      	movs	r3, #0
    f634:	e9cd 5600 	strd	r5, r6, [sp]
    f638:	9302      	str	r3, [sp, #8]
    f63a:	464a      	mov	r2, r9
    f63c:	4641      	mov	r1, r8
    f63e:	4638      	mov	r0, r7
    f640:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    f642:	f7ff fd8b 	bl	f15c <getTrngSource>
    f646:	4605      	mov	r5, r0
    f648:	2001      	movs	r0, #1
    f64a:	f7ff fa3b 	bl	eac4 <CC_PalPowerSaveModeSelect>
    f64e:	b950      	cbnz	r0, f666 <LLF_RND_GetTrngSource+0x5a>
    f650:	6820      	ldr	r0, [r4, #0]
    f652:	f7ff fa0f 	bl	ea74 <CC_PalMutexUnlock>
    f656:	b110      	cbz	r0, f65e <LLF_RND_GetTrngSource+0x52>
    f658:	480a      	ldr	r0, [pc, #40]	; (f684 <LLF_RND_GetTrngSource+0x78>)
    f65a:	f7ff fb8d 	bl	ed78 <CC_PalAbort>
    f65e:	4628      	mov	r0, r5
    f660:	b005      	add	sp, #20
    f662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    f666:	4808      	ldr	r0, [pc, #32]	; (f688 <LLF_RND_GetTrngSource+0x7c>)
    f668:	f7ff fb86 	bl	ed78 <CC_PalAbort>
    f66c:	e7f0      	b.n	f650 <LLF_RND_GetTrngSource+0x44>
    f66e:	4807      	ldr	r0, [pc, #28]	; (f68c <LLF_RND_GetTrngSource+0x80>)
    f670:	f7ff fb82 	bl	ed78 <CC_PalAbort>
    f674:	e7dd      	b.n	f632 <LLF_RND_GetTrngSource+0x26>
    f676:	4806      	ldr	r0, [pc, #24]	; (f690 <LLF_RND_GetTrngSource+0x84>)
    f678:	f7ff fb7e 	bl	ed78 <CC_PalAbort>
    f67c:	e7d5      	b.n	f62a <LLF_RND_GetTrngSource+0x1e>
    f67e:	bf00      	nop
    f680:	20001424 	.word	0x20001424
    f684:	000107dc 	.word	0x000107dc
    f688:	00010814 	.word	0x00010814
    f68c:	000107f4 	.word	0x000107f4
    f690:	000107c4 	.word	0x000107c4

0000f694 <LLF_RND_RunTrngStartupTest>:
    f694:	b510      	push	{r4, lr}
    f696:	2401      	movs	r4, #1
    f698:	b086      	sub	sp, #24
    f69a:	ab05      	add	r3, sp, #20
    f69c:	e9cd 2401 	strd	r2, r4, [sp, #4]
    f6a0:	9300      	str	r3, [sp, #0]
    f6a2:	2200      	movs	r2, #0
    f6a4:	ab04      	add	r3, sp, #16
    f6a6:	f7ff fd59 	bl	f15c <getTrngSource>
    f6aa:	b006      	add	sp, #24
    f6ac:	bd10      	pop	{r4, pc}
    f6ae:	bf00      	nop

0000f6b0 <LLF_RND_WaitRngInterrupt>:
    f6b0:	b508      	push	{r3, lr}
    f6b2:	4601      	mov	r1, r0
    f6b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
    f6b8:	f7ff fa50 	bl	eb5c <CC_HalWaitInterruptRND>
    f6bc:	2300      	movs	r3, #0
    f6be:	4902      	ldr	r1, [pc, #8]	; (f6c8 <LLF_RND_WaitRngInterrupt+0x18>)
    f6c0:	4a02      	ldr	r2, [pc, #8]	; (f6cc <LLF_RND_WaitRngInterrupt+0x1c>)
    f6c2:	600b      	str	r3, [r1, #0]
    f6c4:	6013      	str	r3, [r2, #0]
    f6c6:	bd08      	pop	{r3, pc}
    f6c8:	508411c8 	.word	0x508411c8
    f6cc:	5084112c 	.word	0x5084112c

0000f6d0 <LLF_RND_GetRoscSampleCnt>:
    f6d0:	3801      	subs	r0, #1
    f6d2:	2807      	cmp	r0, #7
    f6d4:	d815      	bhi.n	f702 <LLF_RND_GetRoscSampleCnt+0x32>
    f6d6:	e8df f000 	tbb	[pc, r0]
    f6da:	0c10      	.short	0x0c10
    f6dc:	14140814 	.word	0x14140814
    f6e0:	0414      	.short	0x0414
    f6e2:	68cb      	ldr	r3, [r1, #12]
    f6e4:	2000      	movs	r0, #0
    f6e6:	624b      	str	r3, [r1, #36]	; 0x24
    f6e8:	4770      	bx	lr
    f6ea:	688b      	ldr	r3, [r1, #8]
    f6ec:	2000      	movs	r0, #0
    f6ee:	624b      	str	r3, [r1, #36]	; 0x24
    f6f0:	4770      	bx	lr
    f6f2:	684b      	ldr	r3, [r1, #4]
    f6f4:	2000      	movs	r0, #0
    f6f6:	624b      	str	r3, [r1, #36]	; 0x24
    f6f8:	4770      	bx	lr
    f6fa:	680b      	ldr	r3, [r1, #0]
    f6fc:	2000      	movs	r0, #0
    f6fe:	624b      	str	r3, [r1, #36]	; 0x24
    f700:	4770      	bx	lr
    f702:	4801      	ldr	r0, [pc, #4]	; (f708 <LLF_RND_GetRoscSampleCnt+0x38>)
    f704:	4770      	bx	lr
    f706:	bf00      	nop
    f708:	00f10c31 	.word	0x00f10c31

0000f70c <LLF_RND_GetFastestRosc>:
    f70c:	680b      	ldr	r3, [r1, #0]
    f70e:	e002      	b.n	f716 <LLF_RND_GetFastestRosc+0xa>
    f710:	2b08      	cmp	r3, #8
    f712:	600b      	str	r3, [r1, #0]
    f714:	d806      	bhi.n	f724 <LLF_RND_GetFastestRosc+0x18>
    f716:	6a02      	ldr	r2, [r0, #32]
    f718:	4213      	tst	r3, r2
    f71a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    f71e:	d0f7      	beq.n	f710 <LLF_RND_GetFastestRosc+0x4>
    f720:	2000      	movs	r0, #0
    f722:	4770      	bx	lr
    f724:	4800      	ldr	r0, [pc, #0]	; (f728 <LLF_RND_GetFastestRosc+0x1c>)
    f726:	4770      	bx	lr
    f728:	00f10c31 	.word	0x00f10c31

0000f72c <LLF_RND_TurnOffTrng>:
    f72c:	2300      	movs	r3, #0
    f72e:	4904      	ldr	r1, [pc, #16]	; (f740 <LLF_RND_TurnOffTrng+0x14>)
    f730:	4a04      	ldr	r2, [pc, #16]	; (f744 <LLF_RND_TurnOffTrng+0x18>)
    f732:	600b      	str	r3, [r1, #0]
    f734:	f44f 6080 	mov.w	r0, #1024	; 0x400
    f738:	6013      	str	r3, [r2, #0]
    f73a:	f7ff b9fb 	b.w	eb34 <CC_HalClearInterruptBit>
    f73e:	bf00      	nop
    f740:	5084112c 	.word	0x5084112c
    f744:	508411c4 	.word	0x508411c4

0000f748 <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    f748:	b508      	push	{r3, lr}
	spm_config();
    f74a:	f7fd fa49 	bl	cbe0 <spm_config>
	spm_jump();
}
    f74e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    f752:	f7fd b9d9 	b.w	cb08 <spm_jump>

0000f756 <z_sys_mem_pool_base_init>:
{
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);

	p->max_inline_level = -1;
    f756:	23ff      	movs	r3, #255	; 0xff
{
    f758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    f75c:	6846      	ldr	r6, [r0, #4]
	p->max_inline_level = -1;
    f75e:	72c3      	strb	r3, [r0, #11]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    f760:	4632      	mov	r2, r6

	for (i = 0; i < p->n_levels; i++) {
    f762:	2300      	movs	r3, #0
		int nblocks = buflen / sz;

		sys_dlist_init(&p->levels[i].free_list);
    f764:	f04f 090c 	mov.w	r9, #12
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    f768:	8907      	ldrh	r7, [r0, #8]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    f76a:	6801      	ldr	r1, [r0, #0]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    f76c:	fb06 fc07 	mul.w	ip, r6, r7
	for (i = 0; i < p->n_levels; i++) {
    f770:	f890 800a 	ldrb.w	r8, [r0, #10]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    f774:	4461      	add	r1, ip
	for (i = 0; i < p->n_levels; i++) {
    f776:	4598      	cmp	r8, r3
    f778:	dc05      	bgt.n	f786 <z_sys_mem_pool_base_init+0x30>
    f77a:	2300      	movs	r3, #0
		}

		sz = WB_DN(sz / 4);
	}

	for (i = 0; i < p->n_max; i++) {
    f77c:	4619      	mov	r1, r3
    f77e:	428f      	cmp	r7, r1
    f780:	dc20      	bgt.n	f7c4 <z_sys_mem_pool_base_init+0x6e>
		void *block = block_ptr(p, p->max_sz, i);

		sys_dlist_append(&p->levels[0].free_list, block);
	}
}
    f782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		int nblocks = buflen / sz;
    f786:	fbbc f5f2 	udiv	r5, ip, r2
		sys_dlist_init(&p->levels[i].free_list);
    f78a:	fb09 fe03 	mul.w	lr, r9, r3
    f78e:	f8d0 a00c 	ldr.w	sl, [r0, #12]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    f792:	2d20      	cmp	r5, #32
		sys_dlist_init(&p->levels[i].free_list);
    f794:	eb0a 040e 	add.w	r4, sl, lr
    f798:	f104 0b04 	add.w	fp, r4, #4
    f79c:	e9c4 bb01 	strd	fp, fp, [r4, #4]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    f7a0:	d805      	bhi.n	f7ae <z_sys_mem_pool_base_init+0x58>
			p->max_inline_level = i;
    f7a2:	72c3      	strb	r3, [r0, #11]
		sz = WB_DN(sz / 4);
    f7a4:	0892      	lsrs	r2, r2, #2
    f7a6:	f022 0203 	bic.w	r2, r2, #3
	for (i = 0; i < p->n_levels; i++) {
    f7aa:	3301      	adds	r3, #1
    f7ac:	e7e3      	b.n	f776 <z_sys_mem_pool_base_init+0x20>
			bits += (nblocks + 31)/32;
    f7ae:	f115 041f 	adds.w	r4, r5, #31
    f7b2:	bf48      	it	mi
    f7b4:	f105 043e 	addmi.w	r4, r5, #62	; 0x3e
    f7b8:	1164      	asrs	r4, r4, #5
			p->levels[i].bits_p = bits;
    f7ba:	f84a 100e 	str.w	r1, [sl, lr]
			bits += (nblocks + 31)/32;
    f7be:	eb01 0184 	add.w	r1, r1, r4, lsl #2
    f7c2:	e7ef      	b.n	f7a4 <z_sys_mem_pool_base_init+0x4e>
		sys_dlist_append(&p->levels[0].free_list, block);
    f7c4:	68c2      	ldr	r2, [r0, #12]
	return (u8_t *)p->buf + lsz * block;
    f7c6:	6805      	ldr	r5, [r0, #0]
		sys_dlist_append(&p->levels[0].free_list, block);
    f7c8:	f102 0c04 	add.w	ip, r2, #4
	return (u8_t *)p->buf + lsz * block;
    f7cc:	18ec      	adds	r4, r5, r3
	node->next = list;
    f7ce:	f845 c003 	str.w	ip, [r5, r3]
	node->prev = list->tail;
    f7d2:	6895      	ldr	r5, [r2, #8]
	for (i = 0; i < p->n_max; i++) {
    f7d4:	3101      	adds	r1, #1
    f7d6:	6065      	str	r5, [r4, #4]
	list->tail->next = node;
    f7d8:	6895      	ldr	r5, [r2, #8]
    f7da:	4433      	add	r3, r6
    f7dc:	602c      	str	r4, [r5, #0]
	list->tail = node;
    f7de:	6094      	str	r4, [r2, #8]
    f7e0:	e7cd      	b.n	f77e <z_sys_mem_pool_base_init+0x28>

0000f7e2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    f7e2:	4604      	mov	r4, r0
    f7e4:	b508      	push	{r3, lr}
    f7e6:	4608      	mov	r0, r1
    f7e8:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    f7ea:	461a      	mov	r2, r3
    f7ec:	47a0      	blx	r4
	return z_impl_k_current_get();
    f7ee:	f7fe ff51 	bl	e694 <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    f7f2:	f7fd fed1 	bl	d598 <z_impl_k_thread_abort>

0000f7f6 <arch_printk_char_out>:
}
    f7f6:	2000      	movs	r0, #0
    f7f8:	4770      	bx	lr

0000f7fa <print_err>:
{
    f7fa:	b570      	push	{r4, r5, r6, lr}
    f7fc:	460d      	mov	r5, r1
    f7fe:	4604      	mov	r4, r0
	out('E', ctx);
    f800:	2045      	movs	r0, #69	; 0x45
    f802:	47a0      	blx	r4
	out('R', ctx);
    f804:	4629      	mov	r1, r5
    f806:	2052      	movs	r0, #82	; 0x52
    f808:	47a0      	blx	r4
	out('R', ctx);
    f80a:	4629      	mov	r1, r5
    f80c:	4623      	mov	r3, r4
}
    f80e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    f812:	2052      	movs	r0, #82	; 0x52
    f814:	4718      	bx	r3

0000f816 <z_vprintk>:
{
    f816:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
    f81a:	f04f 0800 	mov.w	r8, #0
{
    f81e:	4606      	mov	r6, r0
    f820:	460f      	mov	r7, r1
	int min_width = -1;
    f822:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
    f826:	46c1      	mov	r9, r8
{
    f828:	b08b      	sub	sp, #44	; 0x2c
    f82a:	461c      	mov	r4, r3
	while (*fmt) {
    f82c:	1e53      	subs	r3, r2, #1
    f82e:	9302      	str	r3, [sp, #8]
			might_format = 0;
    f830:	2500      	movs	r5, #0
					break;
    f832:	e005      	b.n	f840 <z_vprintk+0x2a>
		if (!might_format) {
    f834:	b96d      	cbnz	r5, f852 <z_vprintk+0x3c>
			if (*fmt != '%') {
    f836:	2825      	cmp	r0, #37	; 0x25
    f838:	f000 814f 	beq.w	fada <z_vprintk+0x2c4>
				out((int)*fmt, ctx);
    f83c:	4639      	mov	r1, r7
    f83e:	47b0      	blx	r6
	while (*fmt) {
    f840:	9b02      	ldr	r3, [sp, #8]
    f842:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    f846:	9302      	str	r3, [sp, #8]
    f848:	2800      	cmp	r0, #0
    f84a:	d1f3      	bne.n	f834 <z_vprintk+0x1e>
}
    f84c:	b00b      	add	sp, #44	; 0x2c
    f84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
    f852:	2864      	cmp	r0, #100	; 0x64
    f854:	d06e      	beq.n	f934 <z_vprintk+0x11e>
    f856:	d81a      	bhi.n	f88e <z_vprintk+0x78>
    f858:	2839      	cmp	r0, #57	; 0x39
    f85a:	d80a      	bhi.n	f872 <z_vprintk+0x5c>
    f85c:	2831      	cmp	r0, #49	; 0x31
    f85e:	d260      	bcs.n	f922 <z_vprintk+0x10c>
    f860:	282d      	cmp	r0, #45	; 0x2d
    f862:	f000 8140 	beq.w	fae6 <z_vprintk+0x2d0>
    f866:	2830      	cmp	r0, #48	; 0x30
    f868:	d04c      	beq.n	f904 <z_vprintk+0xee>
    f86a:	2825      	cmp	r0, #37	; 0x25
    f86c:	d107      	bne.n	f87e <z_vprintk+0x68>
				out((int)'%', ctx);
    f86e:	4639      	mov	r1, r7
    f870:	e00b      	b.n	f88a <z_vprintk+0x74>
			switch (*fmt) {
    f872:	2858      	cmp	r0, #88	; 0x58
    f874:	f000 80bb 	beq.w	f9ee <z_vprintk+0x1d8>
    f878:	2863      	cmp	r0, #99	; 0x63
    f87a:	f000 812a 	beq.w	fad2 <z_vprintk+0x2bc>
					out((int)'%', ctx);
    f87e:	4639      	mov	r1, r7
    f880:	2025      	movs	r0, #37	; 0x25
    f882:	47b0      	blx	r6
					out((int)*fmt, ctx);
    f884:	4639      	mov	r1, r7
    f886:	9b02      	ldr	r3, [sp, #8]
    f888:	7818      	ldrb	r0, [r3, #0]
    f88a:	47b0      	blx	r6
    f88c:	e7d0      	b.n	f830 <z_vprintk+0x1a>
			switch (*fmt) {
    f88e:	2870      	cmp	r0, #112	; 0x70
    f890:	f000 80a3 	beq.w	f9da <z_vprintk+0x1c4>
    f894:	d811      	bhi.n	f8ba <z_vprintk+0xa4>
    f896:	2869      	cmp	r0, #105	; 0x69
    f898:	d04c      	beq.n	f934 <z_vprintk+0x11e>
    f89a:	286c      	cmp	r0, #108	; 0x6c
    f89c:	d105      	bne.n	f8aa <z_vprintk+0x94>
				} else if (*fmt == 'l' && length_mod == 'l') {
    f89e:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    f8a2:	d12a      	bne.n	f8fa <z_vprintk+0xe4>
					length_mod = 'L';
    f8a4:	f04f 084c 	mov.w	r8, #76	; 0x4c
    f8a8:	e7ca      	b.n	f840 <z_vprintk+0x2a>
			switch (*fmt) {
    f8aa:	2868      	cmp	r0, #104	; 0x68
    f8ac:	d1e7      	bne.n	f87e <z_vprintk+0x68>
				if (*fmt == 'h' && length_mod == 'h') {
    f8ae:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
    f8b2:	d122      	bne.n	f8fa <z_vprintk+0xe4>
					length_mod = 'H';
    f8b4:	f04f 0848 	mov.w	r8, #72	; 0x48
    f8b8:	e7c2      	b.n	f840 <z_vprintk+0x2a>
			switch (*fmt) {
    f8ba:	2875      	cmp	r0, #117	; 0x75
    f8bc:	d071      	beq.n	f9a2 <z_vprintk+0x18c>
    f8be:	d818      	bhi.n	f8f2 <z_vprintk+0xdc>
    f8c0:	2873      	cmp	r0, #115	; 0x73
    f8c2:	d1dc      	bne.n	f87e <z_vprintk+0x68>
				char *s = va_arg(ap, char *);
    f8c4:	f854 5b04 	ldr.w	r5, [r4], #4
				while (*s) {
    f8c8:	46ab      	mov	fp, r5
    f8ca:	465b      	mov	r3, fp
    f8cc:	f81b 0b01 	ldrb.w	r0, [fp], #1
    f8d0:	2800      	cmp	r0, #0
    f8d2:	f040 80fb 	bne.w	facc <z_vprintk+0x2b6>
				if (padding == PAD_SPACE_AFTER) {
    f8d6:	f1b9 0f03 	cmp.w	r9, #3
    f8da:	f040 810a 	bne.w	faf2 <z_vprintk+0x2dc>
					int remaining = min_width - (s - start);
    f8de:	1b5d      	subs	r5, r3, r5
    f8e0:	ebaa 0505 	sub.w	r5, sl, r5
					while (remaining-- > 0) {
    f8e4:	2d00      	cmp	r5, #0
    f8e6:	dda3      	ble.n	f830 <z_vprintk+0x1a>
						out(' ', ctx);
    f8e8:	4639      	mov	r1, r7
    f8ea:	2020      	movs	r0, #32
    f8ec:	47b0      	blx	r6
    f8ee:	3d01      	subs	r5, #1
    f8f0:	e7f8      	b.n	f8e4 <z_vprintk+0xce>
			switch (*fmt) {
    f8f2:	2878      	cmp	r0, #120	; 0x78
    f8f4:	d07b      	beq.n	f9ee <z_vprintk+0x1d8>
    f8f6:	287a      	cmp	r0, #122	; 0x7a
    f8f8:	d1c1      	bne.n	f87e <z_vprintk+0x68>
				} else if (length_mod == 0) {
    f8fa:	f1b8 0f00 	cmp.w	r8, #0
    f8fe:	d1be      	bne.n	f87e <z_vprintk+0x68>
    f900:	4680      	mov	r8, r0
    f902:	e79d      	b.n	f840 <z_vprintk+0x2a>
				if (min_width < 0 && padding == PAD_NONE) {
    f904:	f1ba 0f00 	cmp.w	sl, #0
    f908:	da0e      	bge.n	f928 <z_vprintk+0x112>
    f90a:	f1b9 0f00 	cmp.w	r9, #0
    f90e:	f000 80ed 	beq.w	faec <z_vprintk+0x2d6>
					min_width = *fmt - '0';
    f912:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
    f916:	f1b9 0f00 	cmp.w	r9, #0
    f91a:	bf08      	it	eq
    f91c:	f04f 0902 	moveq.w	r9, #2
    f920:	e78e      	b.n	f840 <z_vprintk+0x2a>
				if (min_width < 0) {
    f922:	f1ba 0f00 	cmp.w	sl, #0
    f926:	dbf4      	blt.n	f912 <z_vprintk+0xfc>
					min_width = 10 * min_width + *fmt - '0';
    f928:	230a      	movs	r3, #10
    f92a:	fb03 0a0a 	mla	sl, r3, sl, r0
    f92e:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
    f932:	e7f0      	b.n	f916 <z_vprintk+0x100>
				if (length_mod == 'z') {
    f934:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    f938:	d102      	bne.n	f940 <z_vprintk+0x12a>
					d = va_arg(ap, int);
    f93a:	f854 5b04 	ldr.w	r5, [r4], #4
    f93e:	e01f      	b.n	f980 <z_vprintk+0x16a>
				} else if (length_mod == 'l') {
    f940:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    f944:	d0f9      	beq.n	f93a <z_vprintk+0x124>
				} else if (length_mod == 'L') {
    f946:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    f94a:	d1f6      	bne.n	f93a <z_vprintk+0x124>
					long long lld = va_arg(ap, long long);
    f94c:	3407      	adds	r4, #7
    f94e:	f024 0407 	bic.w	r4, r4, #7
    f952:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (lld > __LONG_MAX__ ||
    f956:	f112 4100 	adds.w	r1, r2, #2147483648	; 0x80000000
    f95a:	9106      	str	r1, [sp, #24]
    f95c:	f143 0100 	adc.w	r1, r3, #0
    f960:	9107      	str	r1, [sp, #28]
    f962:	2100      	movs	r1, #0
    f964:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
    f968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f96c:	4561      	cmp	r1, ip
    f96e:	bf08      	it	eq
    f970:	4558      	cmpeq	r0, fp
    f972:	d204      	bcs.n	f97e <z_vprintk+0x168>
						print_err(out, ctx);
    f974:	4639      	mov	r1, r7
    f976:	4630      	mov	r0, r6
    f978:	f7ff ff3f 	bl	f7fa <print_err>
						break;
    f97c:	e758      	b.n	f830 <z_vprintk+0x1a>
					d = lld;
    f97e:	4615      	mov	r5, r2
				if (d < 0) {
    f980:	2d00      	cmp	r5, #0
    f982:	da05      	bge.n	f990 <z_vprintk+0x17a>
					out((int)'-', ctx);
    f984:	4639      	mov	r1, r7
    f986:	202d      	movs	r0, #45	; 0x2d
    f988:	47b0      	blx	r6
					d = -d;
    f98a:	426d      	negs	r5, r5
					min_width--;
    f98c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
				_printk_dec_ulong(out, ctx, d, padding,
    f990:	464b      	mov	r3, r9
    f992:	462a      	mov	r2, r5
    f994:	f8cd a000 	str.w	sl, [sp]
				_printk_dec_ulong(out, ctx, u, padding,
    f998:	4639      	mov	r1, r7
    f99a:	4630      	mov	r0, r6
    f99c:	f7fc fef4 	bl	c788 <_printk_dec_ulong>
				break;
    f9a0:	e746      	b.n	f830 <z_vprintk+0x1a>
				if (length_mod == 'z') {
    f9a2:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    f9a6:	d102      	bne.n	f9ae <z_vprintk+0x198>
					u = va_arg(ap, unsigned int);
    f9a8:	f854 2b04 	ldr.w	r2, [r4], #4
    f9ac:	e011      	b.n	f9d2 <z_vprintk+0x1bc>
				} else if (length_mod == 'l') {
    f9ae:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    f9b2:	d0f9      	beq.n	f9a8 <z_vprintk+0x192>
				} else if (length_mod == 'L') {
    f9b4:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    f9b8:	d1f6      	bne.n	f9a8 <z_vprintk+0x192>
					if (llu > ~0UL) {
    f9ba:	2100      	movs	r1, #0
    f9bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
					unsigned long long llu =
    f9c0:	3407      	adds	r4, #7
    f9c2:	f024 0407 	bic.w	r4, r4, #7
    f9c6:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (llu > ~0UL) {
    f9ca:	4299      	cmp	r1, r3
    f9cc:	bf08      	it	eq
    f9ce:	4290      	cmpeq	r0, r2
    f9d0:	d3d0      	bcc.n	f974 <z_vprintk+0x15e>
				_printk_dec_ulong(out, ctx, u, padding,
    f9d2:	f8cd a000 	str.w	sl, [sp]
    f9d6:	464b      	mov	r3, r9
    f9d8:	e7de      	b.n	f998 <z_vprintk+0x182>
				out('0', ctx);
    f9da:	4639      	mov	r1, r7
    f9dc:	2030      	movs	r0, #48	; 0x30
    f9de:	47b0      	blx	r6
				out('x', ctx);
    f9e0:	4639      	mov	r1, r7
    f9e2:	2078      	movs	r0, #120	; 0x78
    f9e4:	47b0      	blx	r6
					min_width = 8;
    f9e6:	f04f 0a08 	mov.w	sl, #8
				padding = PAD_ZERO_BEFORE;
    f9ea:	f04f 0901 	mov.w	r9, #1
				if (*fmt == 'p') {
    f9ee:	9b02      	ldr	r3, [sp, #8]
    f9f0:	781b      	ldrb	r3, [r3, #0]
    f9f2:	2b70      	cmp	r3, #112	; 0x70
    f9f4:	d104      	bne.n	fa00 <z_vprintk+0x1ea>
					x = va_arg(ap, unsigned int);
    f9f6:	f854 3b04 	ldr.w	r3, [r4], #4
    f9fa:	9304      	str	r3, [sp, #16]
    f9fc:	2300      	movs	r3, #0
    f9fe:	e00d      	b.n	fa1c <z_vprintk+0x206>
				} else if (length_mod == 'l') {
    fa00:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    fa04:	d0f7      	beq.n	f9f6 <z_vprintk+0x1e0>
				} else if (length_mod == 'L') {
    fa06:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    fa0a:	d1f4      	bne.n	f9f6 <z_vprintk+0x1e0>
					x = va_arg(ap, unsigned long long);
    fa0c:	3407      	adds	r4, #7
    fa0e:	f024 0307 	bic.w	r3, r4, #7
    fa12:	461c      	mov	r4, r3
    fa14:	f854 2b08 	ldr.w	r2, [r4], #8
    fa18:	685b      	ldr	r3, [r3, #4]
    fa1a:	9204      	str	r2, [sp, #16]
	int digits = 0;
    fa1c:	2100      	movs	r1, #0
	int remaining = 16; /* 16 digits max */
    fa1e:	2210      	movs	r2, #16
	int shift = sizeof(num) * 8;
    fa20:	f04f 0b40 	mov.w	fp, #64	; 0x40
	int digits = 0;
    fa24:	9103      	str	r1, [sp, #12]
	int found_largest_digit = 0;
    fa26:	9105      	str	r1, [sp, #20]
		shift -= 4;
    fa28:	f1ab 0b04 	sub.w	fp, fp, #4
		nibble = (num >> shift) & 0xf;
    fa2c:	9804      	ldr	r0, [sp, #16]
    fa2e:	f1cb 0c20 	rsb	ip, fp, #32
    fa32:	f1ab 0120 	sub.w	r1, fp, #32
    fa36:	fa20 f00b 	lsr.w	r0, r0, fp
    fa3a:	fa03 fc0c 	lsl.w	ip, r3, ip
    fa3e:	ea40 000c 	orr.w	r0, r0, ip
    fa42:	fa23 f101 	lsr.w	r1, r3, r1
    fa46:	4308      	orrs	r0, r1
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
    fa48:	f010 000f 	ands.w	r0, r0, #15
    fa4c:	d106      	bne.n	fa5c <z_vprintk+0x246>
    fa4e:	9905      	ldr	r1, [sp, #20]
    fa50:	b911      	cbnz	r1, fa58 <z_vprintk+0x242>
    fa52:	f1bb 0f00 	cmp.w	fp, #0
    fa56:	d122      	bne.n	fa9e <z_vprintk+0x288>
			nibble += nibble > 9 ? 87 : 48;
    fa58:	2130      	movs	r1, #48	; 0x30
    fa5a:	e003      	b.n	fa64 <z_vprintk+0x24e>
    fa5c:	2809      	cmp	r0, #9
    fa5e:	bf8c      	ite	hi
    fa60:	2157      	movhi	r1, #87	; 0x57
    fa62:	2130      	movls	r1, #48	; 0x30
    fa64:	4408      	add	r0, r1
			out((int)nibble, ctx);
    fa66:	b240      	sxtb	r0, r0
    fa68:	4639      	mov	r1, r7
    fa6a:	9308      	str	r3, [sp, #32]
    fa6c:	9205      	str	r2, [sp, #20]
    fa6e:	47b0      	blx	r6
			digits++;
    fa70:	9b03      	ldr	r3, [sp, #12]
	while (shift >= 4) {
    fa72:	9a05      	ldr	r2, [sp, #20]
			digits++;
    fa74:	3301      	adds	r3, #1
    fa76:	9303      	str	r3, [sp, #12]
	while (shift >= 4) {
    fa78:	9b08      	ldr	r3, [sp, #32]
    fa7a:	f1bb 0f00 	cmp.w	fp, #0
    fa7e:	d123      	bne.n	fac8 <z_vprintk+0x2b2>
	if (padding == PAD_SPACE_AFTER) {
    fa80:	f1b9 0f03 	cmp.w	r9, #3
    fa84:	f47f aed4 	bne.w	f830 <z_vprintk+0x1a>
		remaining = min_width * 2 - digits;
    fa88:	9b03      	ldr	r3, [sp, #12]
    fa8a:	ebc3 054a 	rsb	r5, r3, sl, lsl #1
		while (remaining-- > 0) {
    fa8e:	2d00      	cmp	r5, #0
    fa90:	f77f aece 	ble.w	f830 <z_vprintk+0x1a>
			out(' ', ctx);
    fa94:	4639      	mov	r1, r7
    fa96:	2020      	movs	r0, #32
    fa98:	47b0      	blx	r6
    fa9a:	3d01      	subs	r5, #1
    fa9c:	e7f7      	b.n	fa8e <z_vprintk+0x278>
		if (remaining-- <= min_width) {
    fa9e:	1e51      	subs	r1, r2, #1
    faa0:	4592      	cmp	sl, r2
    faa2:	9108      	str	r1, [sp, #32]
    faa4:	db07      	blt.n	fab6 <z_vprintk+0x2a0>
			if (padding == PAD_ZERO_BEFORE) {
    faa6:	f1b9 0f01 	cmp.w	r9, #1
    faaa:	d106      	bne.n	faba <z_vprintk+0x2a4>
				out('0', ctx);
    faac:	4639      	mov	r1, r7
    faae:	2030      	movs	r0, #48	; 0x30
    fab0:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    fab2:	47b0      	blx	r6
    fab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
			nibble += nibble > 9 ? 87 : 48;
    fab6:	9a08      	ldr	r2, [sp, #32]
    fab8:	e7b6      	b.n	fa28 <z_vprintk+0x212>
			} else if (padding == PAD_SPACE_BEFORE) {
    faba:	f1b9 0f02 	cmp.w	r9, #2
    fabe:	d1fa      	bne.n	fab6 <z_vprintk+0x2a0>
    fac0:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    fac2:	4639      	mov	r1, r7
    fac4:	2020      	movs	r0, #32
    fac6:	e7f4      	b.n	fab2 <z_vprintk+0x29c>
			found_largest_digit = 1;
    fac8:	9505      	str	r5, [sp, #20]
    faca:	e7ad      	b.n	fa28 <z_vprintk+0x212>
					out((int)(*s++), ctx);
    facc:	4639      	mov	r1, r7
    face:	47b0      	blx	r6
    fad0:	e6fb      	b.n	f8ca <z_vprintk+0xb4>
				out(c, ctx);
    fad2:	4639      	mov	r1, r7
    fad4:	f854 0b04 	ldr.w	r0, [r4], #4
    fad8:	e6d7      	b.n	f88a <z_vprintk+0x74>
				length_mod = 0;
    fada:	46a8      	mov	r8, r5
				padding = PAD_NONE;
    fadc:	46a9      	mov	r9, r5
				min_width = -1;
    fade:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
				might_format = 1;
    fae2:	2501      	movs	r5, #1
    fae4:	e6ac      	b.n	f840 <z_vprintk+0x2a>
				padding = PAD_SPACE_AFTER;
    fae6:	f04f 0903 	mov.w	r9, #3
    faea:	e6a9      	b.n	f840 <z_vprintk+0x2a>
					padding = PAD_ZERO_BEFORE;
    faec:	f04f 0901 	mov.w	r9, #1
    faf0:	e6a6      	b.n	f840 <z_vprintk+0x2a>
			might_format = 0;
    faf2:	4605      	mov	r5, r0
		++fmt;
    faf4:	e6a4      	b.n	f840 <z_vprintk+0x2a>

0000faf6 <printk>:
{
    faf6:	b40f      	push	{r0, r1, r2, r3}
    faf8:	b507      	push	{r0, r1, r2, lr}
    fafa:	a904      	add	r1, sp, #16
    fafc:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    fb00:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    fb02:	f7fc fe93 	bl	c82c <vprintk>
}
    fb06:	b003      	add	sp, #12
    fb08:	f85d eb04 	ldr.w	lr, [sp], #4
    fb0c:	b004      	add	sp, #16
    fb0e:	4770      	bx	lr

0000fb10 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    fb10:	4770      	bx	lr

0000fb12 <z_platform_init>:
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
	SystemInit();
    fb12:	f7fe b8a3 	b.w	dc5c <SystemInit>

0000fb16 <get_status>:
	struct nrf_clock_control *data = dev->driver_data;
    fb16:	6883      	ldr	r3, [r0, #8]
	if (data->started) {
    fb18:	7a5a      	ldrb	r2, [r3, #9]
    fb1a:	b932      	cbnz	r2, fb2a <get_status+0x14>
	if (data->ref > 0) {
    fb1c:	f993 0008 	ldrsb.w	r0, [r3, #8]
		return CLOCK_CONTROL_STATUS_ON;
    fb20:	2800      	cmp	r0, #0
    fb22:	bfcc      	ite	gt
    fb24:	2000      	movgt	r0, #0
    fb26:	2001      	movle	r0, #1
    fb28:	4770      	bx	lr
    fb2a:	2002      	movs	r0, #2
}
    fb2c:	4770      	bx	lr

0000fb2e <clock_stop>:
	const struct nrf_clock_control_config *config =
    fb2e:	6802      	ldr	r2, [r0, #0]
{
    fb30:	b570      	push	{r4, r5, r6, lr}
	const struct nrf_clock_control_config *config =
    fb32:	6895      	ldr	r5, [r2, #8]
	struct nrf_clock_control *data = dev->driver_data;
    fb34:	6884      	ldr	r4, [r0, #8]
    fb36:	f04f 0320 	mov.w	r3, #32
    fb3a:	f3ef 8611 	mrs	r6, BASEPRI
    fb3e:	f383 8811 	msr	BASEPRI, r3
    fb42:	f3bf 8f6f 	isb	sy
	data->ref--;
    fb46:	7a23      	ldrb	r3, [r4, #8]
    fb48:	3b01      	subs	r3, #1
    fb4a:	b25b      	sxtb	r3, r3
	if (data->ref == 0) {
    fb4c:	2b00      	cmp	r3, #0
	data->ref--;
    fb4e:	7223      	strb	r3, [r4, #8]
	if (data->ref == 0) {
    fb50:	d118      	bne.n	fb84 <clock_stop+0x56>
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    fb52:	e9c4 3300 	strd	r3, r3, [r4]
		do_stop =  (config->stop_handler) ?
    fb56:	686b      	ldr	r3, [r5, #4]
				config->stop_handler(dev) : true;
    fb58:	b983      	cbnz	r3, fb7c <clock_stop+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fb5a:	2201      	movs	r2, #1
    fb5c:	7aeb      	ldrb	r3, [r5, #11]
    fb5e:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    fb62:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fb64:	2200      	movs	r2, #0
    fb66:	892b      	ldrh	r3, [r5, #8]
    fb68:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    fb6c:	601a      	str	r2, [r3, #0]
		data->started = false;
    fb6e:	2000      	movs	r0, #0
    fb70:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    fb72:	f386 8811 	msr	BASEPRI, r6
    fb76:	f3bf 8f6f 	isb	sy
}
    fb7a:	bd70      	pop	{r4, r5, r6, pc}
				config->stop_handler(dev) : true;
    fb7c:	4798      	blx	r3
    fb7e:	2800      	cmp	r0, #0
    fb80:	d1eb      	bne.n	fb5a <clock_stop+0x2c>
    fb82:	e7f4      	b.n	fb6e <clock_stop+0x40>
	} else if (data->ref < 0) {
    fb84:	f04f 0000 	mov.w	r0, #0
		data->ref = 0;
    fb88:	bfbc      	itt	lt
    fb8a:	7220      	strblt	r0, [r4, #8]
		err = -EALREADY;
    fb8c:	f06f 0044 	mvnlt.w	r0, #68	; 0x44
    fb90:	e7ef      	b.n	fb72 <clock_stop+0x44>

0000fb92 <clock_async_start>:
{
    fb92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const struct nrf_clock_control_config *config =
    fb94:	6803      	ldr	r3, [r0, #0]
{
    fb96:	4606      	mov	r6, r0
    fb98:	4614      	mov	r4, r2
	const struct nrf_clock_control_config *config =
    fb9a:	689f      	ldr	r7, [r3, #8]
	struct nrf_clock_control *clk_data = dev->driver_data;
    fb9c:	6885      	ldr	r5, [r0, #8]
	__asm__ volatile(
    fb9e:	f04f 0320 	mov.w	r3, #32
    fba2:	f3ef 8211 	mrs	r2, BASEPRI
    fba6:	f383 8811 	msr	BASEPRI, r3
    fbaa:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    fbae:	7a2b      	ldrb	r3, [r5, #8]
    fbb0:	3301      	adds	r3, #1
    fbb2:	b25b      	sxtb	r3, r3
    fbb4:	722b      	strb	r3, [r5, #8]
	__asm__ volatile(
    fbb6:	f382 8811 	msr	BASEPRI, r2
    fbba:	f3bf 8f6f 	isb	sy
	if (clk_data->started) {
    fbbe:	7a6a      	ldrb	r2, [r5, #9]
    fbc0:	b132      	cbz	r2, fbd0 <clock_async_start+0x3e>
		if (data) {
    fbc2:	b90c      	cbnz	r4, fbc8 <clock_async_start+0x36>
	return 0;
    fbc4:	2000      	movs	r0, #0
}
    fbc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			data->cb(dev, data->user_data);
    fbc8:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    fbcc:	4798      	blx	r3
    fbce:	e7f9      	b.n	fbc4 <clock_async_start+0x32>
		if (ref == 1) {
    fbd0:	2b01      	cmp	r3, #1
    fbd2:	d106      	bne.n	fbe2 <clock_async_start+0x50>
			do_start =  (config->start_handler) ?
    fbd4:	683b      	ldr	r3, [r7, #0]
					config->start_handler(dev) : true;
    fbd6:	b933      	cbnz	r3, fbe6 <clock_async_start+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fbd8:	2201      	movs	r2, #1
    fbda:	7abb      	ldrb	r3, [r7, #10]
    fbdc:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    fbe0:	601a      	str	r2, [r3, #0]
		if (data) {
    fbe2:	b94c      	cbnz	r4, fbf8 <clock_async_start+0x66>
    fbe4:	e7ee      	b.n	fbc4 <clock_async_start+0x32>
					config->start_handler(dev) : true;
    fbe6:	4798      	blx	r3
    fbe8:	2800      	cmp	r0, #0
    fbea:	d1f5      	bne.n	fbd8 <clock_async_start+0x46>
			} else if (data) {
    fbec:	2c00      	cmp	r4, #0
    fbee:	d0e9      	beq.n	fbc4 <clock_async_start+0x32>
				data->cb(dev, data->user_data);
    fbf0:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    fbf4:	4630      	mov	r0, r6
    fbf6:	4798      	blx	r3
	sys_snode_t *item = sys_slist_peek_head(list);
    fbf8:	682b      	ldr	r3, [r5, #0]
		if (item == node) {
    fbfa:	429c      	cmp	r4, r3
    fbfc:	d00d      	beq.n	fc1a <clock_async_start+0x88>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    fbfe:	b113      	cbz	r3, fc06 <clock_async_start+0x74>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    fc00:	681b      	ldr	r3, [r3, #0]
	} while (item);
    fc02:	2b00      	cmp	r3, #0
    fc04:	d1f9      	bne.n	fbfa <clock_async_start+0x68>
	parent->next = child;
    fc06:	2000      	movs	r0, #0
    fc08:	6020      	str	r0, [r4, #0]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    fc0a:	686b      	ldr	r3, [r5, #4]
    fc0c:	b913      	cbnz	r3, fc14 <clock_async_start+0x82>
	list->head = node;
    fc0e:	e9c5 4400 	strd	r4, r4, [r5]
    fc12:	e7d7      	b.n	fbc4 <clock_async_start+0x32>
	parent->next = child;
    fc14:	601c      	str	r4, [r3, #0]
	list->tail = node;
    fc16:	606c      	str	r4, [r5, #4]
    fc18:	e7d5      	b.n	fbc6 <clock_async_start+0x34>
				return -EALREADY;
    fc1a:	f06f 0044 	mvn.w	r0, #68	; 0x44
    fc1e:	e7d2      	b.n	fbc6 <clock_async_start+0x34>

0000fc20 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    fc20:	2200      	movs	r2, #0
    fc22:	f7ff bfb6 	b.w	fb92 <clock_async_start>

0000fc26 <lfclk_init>:
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    fc26:	6883      	ldr	r3, [r0, #8]
	list->head = NULL;
    fc28:	2000      	movs	r0, #0
	list->tail = NULL;
    fc2a:	e9c3 0000 	strd	r0, r0, [r3]
}
    fc2e:	4770      	bx	lr

0000fc30 <hfclk_init>:
{
    fc30:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    fc32:	2200      	movs	r2, #0
{
    fc34:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    fc36:	2101      	movs	r1, #1
    fc38:	2005      	movs	r0, #5
    fc3a:	f7fd facb 	bl	d1d4 <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    fc3e:	2005      	movs	r0, #5
    fc40:	f7fd fab8 	bl	d1b4 <arch_irq_enable>
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    fc44:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fc48:	2202      	movs	r2, #2
    fc4a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    fc4e:	2203      	movs	r2, #3
	list->head = NULL;
    fc50:	2000      	movs	r0, #0
    fc52:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    fc56:	68a3      	ldr	r3, [r4, #8]
	list->tail = NULL;
    fc58:	e9c3 0000 	strd	r0, r0, [r3]
}
    fc5c:	bd10      	pop	{r4, pc}

0000fc5e <clkstarted_handle>:
{
    fc5e:	b538      	push	{r3, r4, r5, lr}
	struct nrf_clock_control *data = dev->driver_data;
    fc60:	6884      	ldr	r4, [r0, #8]
{
    fc62:	4605      	mov	r5, r0
Z_GENLIST_IS_EMPTY(slist)
    fc64:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    fc66:	b12b      	cbz	r3, fc74 <clkstarted_handle+0x16>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    fc68:	6861      	ldr	r1, [r4, #4]
    fc6a:	681a      	ldr	r2, [r3, #0]
    fc6c:	428b      	cmp	r3, r1
	list->head = node;
    fc6e:	6022      	str	r2, [r4, #0]
	list->tail = node;
    fc70:	bf08      	it	eq
    fc72:	6062      	streq	r2, [r4, #4]
	data->started = true;
    fc74:	2201      	movs	r2, #1
    fc76:	7262      	strb	r2, [r4, #9]
	while (node != NULL) {
    fc78:	b903      	cbnz	r3, fc7c <clkstarted_handle+0x1e>
}
    fc7a:	bd38      	pop	{r3, r4, r5, pc}
		async_data->cb(dev, async_data->user_data);
    fc7c:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
    fc80:	4628      	mov	r0, r5
    fc82:	4790      	blx	r2
Z_GENLIST_IS_EMPTY(slist)
    fc84:	6823      	ldr	r3, [r4, #0]
Z_GENLIST_GET(slist, snode)
    fc86:	2b00      	cmp	r3, #0
    fc88:	d0f7      	beq.n	fc7a <clkstarted_handle+0x1c>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    fc8a:	6861      	ldr	r1, [r4, #4]
    fc8c:	681a      	ldr	r2, [r3, #0]
    fc8e:	428b      	cmp	r3, r1
	list->head = node;
    fc90:	6022      	str	r2, [r4, #0]
	list->tail = node;
    fc92:	bf08      	it	eq
    fc94:	6062      	streq	r2, [r4, #4]
    fc96:	e7ef      	b.n	fc78 <clkstarted_handle+0x1a>

0000fc98 <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    fc98:	4770      	bx	lr

0000fc9a <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    fc9a:	4770      	bx	lr

0000fc9c <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
    fc9c:	2300      	movs	r3, #0
{
    fc9e:	b507      	push	{r0, r1, r2, lr}
	err = mbedtls_platform_setup(&platform_ctx);
    fca0:	a801      	add	r0, sp, #4
	mbedtls_platform_context platform_ctx = {0};
    fca2:	f88d 3004 	strb.w	r3, [sp, #4]
	err = mbedtls_platform_setup(&platform_ctx);
    fca6:	f7fe ff77 	bl	eb98 <mbedtls_platform_setup>
}
    fcaa:	b003      	add	sp, #12
    fcac:	f85d fb04 	ldr.w	pc, [sp], #4

0000fcb0 <__acle_se_spm_request_random_number>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    fcb0:	2990      	cmp	r1, #144	; 0x90
{
    fcb2:	b508      	push	{r3, lr}
    fcb4:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    fcb6:	d139      	bne.n	fd2c <__acle_se_spm_request_random_number+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
    fcb8:	460a      	mov	r2, r1
    fcba:	4601      	mov	r1, r0
    fcbc:	2000      	movs	r0, #0
    fcbe:	f7fe ff77 	bl	ebb0 <mbedtls_hardware_poll>
}
    fcc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    fcc6:	4671      	mov	r1, lr
    fcc8:	4672      	mov	r2, lr
    fcca:	4673      	mov	r3, lr
    fccc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    fcd0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    fcd4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    fcd8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    fcdc:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    fce0:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    fce4:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    fce8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    fcec:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    fcf0:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    fcf4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    fcf8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    fcfc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    fd00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    fd04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    fd08:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    fd0c:	f38e 8c00 	msr	CPSR_fs, lr
    fd10:	b410      	push	{r4}
    fd12:	eef1 ca10 	vmrs	ip, fpscr
    fd16:	f64f 7460 	movw	r4, #65376	; 0xff60
    fd1a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    fd1e:	ea0c 0c04 	and.w	ip, ip, r4
    fd22:	eee1 ca10 	vmsr	fpscr, ip
    fd26:	bc10      	pop	{r4}
    fd28:	46f4      	mov	ip, lr
    fd2a:	4774      	bxns	lr
		return -EINVAL;
    fd2c:	f06f 0015 	mvn.w	r0, #21
    fd30:	e7c7      	b.n	fcc2 <__acle_se_spm_request_random_number+0x12>

0000fd32 <abort_function>:
	while(1);
    fd32:	e7fe      	b.n	fd32 <abort_function>

0000fd34 <z_irq_spurious>:
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);
	z_arm_reserved();
    fd34:	f7fd bab6 	b.w	d2a4 <z_arm_bus_fault>

0000fd38 <irq_target_state_set>:
 *
 * @return N/A
 */
void irq_target_state_set(unsigned int irq, int secure_state)
{
	if (secure_state) {
    fd38:	b243      	sxtb	r3, r0
    fd3a:	b1a9      	cbz	r1, fd68 <irq_target_state_set+0x30>
  if ((int32_t)(IRQn) >= 0)
    fd3c:	2b00      	cmp	r3, #0
    fd3e:	db12      	blt.n	fd66 <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    fd40:	2101      	movs	r1, #1
    fd42:	095b      	lsrs	r3, r3, #5
    fd44:	009b      	lsls	r3, r3, #2
    fd46:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    fd4a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    fd4e:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
    fd52:	f000 001f 	and.w	r0, r0, #31
    fd56:	fa01 f000 	lsl.w	r0, r1, r0
    fd5a:	ea22 0200 	bic.w	r2, r2, r0
    fd5e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    fd62:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
		/* Set target state to Non-Secure */
		if (NVIC_SetTargetState(irq) != 1) {
			__ASSERT(0, "NVIC SetTargetState error");
		}
	}
}
    fd66:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    fd68:	2b00      	cmp	r3, #0
    fd6a:	dbfc      	blt.n	fd66 <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    fd6c:	2201      	movs	r2, #1
    fd6e:	095b      	lsrs	r3, r3, #5
    fd70:	009b      	lsls	r3, r3, #2
    fd72:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    fd76:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    fd7a:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    fd7e:	f000 001f 	and.w	r0, r0, #31
    fd82:	fa02 f000 	lsl.w	r0, r2, r0
    fd86:	4308      	orrs	r0, r1
    fd88:	f8c3 0280 	str.w	r0, [r3, #640]	; 0x280
    fd8c:	e7e9      	b.n	fd62 <irq_target_state_set+0x2a>

0000fd8e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    fd8e:	f000 b902 	b.w	ff96 <z_fatal_error>

0000fd92 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    fd92:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    fd94:	6800      	ldr	r0, [r0, #0]
    fd96:	f000 b8fe 	b.w	ff96 <z_fatal_error>

0000fd9a <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    fd9a:	b508      	push	{r3, lr}
	handler();
    fd9c:	f7fd fa8c 	bl	d2b8 <z_SysNmiOnReset>
	z_arm_exc_exit();
}
    fda0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_exc_exit();
    fda4:	f7fd b9a4 	b.w	d0f0 <z_arm_exc_exit>

0000fda8 <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    fda8:	b507      	push	{r0, r1, r2, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    fdaa:	2100      	movs	r1, #0
    fdac:	a801      	add	r0, sp, #4
    fdae:	f7fd fd89 	bl	d8c4 <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    fdb2:	b003      	add	sp, #12
    fdb4:	f85d fb04 	ldr.w	pc, [sp], #4

0000fdb8 <mpu_configure_region>:
{
    fdb8:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
    fdba:	680b      	ldr	r3, [r1, #0]
{
    fdbc:	b085      	sub	sp, #20
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    fdbe:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    fdc0:	f89d 2008 	ldrb.w	r2, [sp, #8]
    fdc4:	890d      	ldrh	r5, [r1, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    fdc6:	3c01      	subs	r4, #1
	region_conf.base = new_region->start;
    fdc8:	9300      	str	r3, [sp, #0]
	p_attr->mair_idx = attr->mair_idx;
    fdca:	8949      	ldrh	r1, [r1, #10]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    fdcc:	f023 031f 	bic.w	r3, r3, #31
    fdd0:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    fdd2:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    fdd6:	f361 1247 	bfi	r2, r1, #5, #3
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    fdda:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    fdde:	280f      	cmp	r0, #15
	p_attr->mair_idx = attr->mair_idx;
    fde0:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    fde4:	9303      	str	r3, [sp, #12]
    fde6:	4604      	mov	r4, r0
    fde8:	d805      	bhi.n	fdf6 <mpu_configure_region+0x3e>
	region_init(index, region_conf);
    fdea:	4669      	mov	r1, sp
    fdec:	f7fd fc24 	bl	d638 <region_init>
}
    fdf0:	4620      	mov	r0, r4
    fdf2:	b005      	add	sp, #20
    fdf4:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    fdf6:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    fdfa:	e7f9      	b.n	fdf0 <mpu_configure_region+0x38>

0000fdfc <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    fdfc:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    fe00:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    fe04:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    fe06:	bf08      	it	eq
    fe08:	f06f 0015 	mvneq.w	r0, #21
    fe0c:	4770      	bx	lr

0000fe0e <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    fe0e:	3801      	subs	r0, #1
    fe10:	3901      	subs	r1, #1
    fe12:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    fe16:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    fe1a:	4293      	cmp	r3, r2
    fe1c:	d101      	bne.n	fe22 <strcmp+0x14>
    fe1e:	2b00      	cmp	r3, #0
    fe20:	d1f7      	bne.n	fe12 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    fe22:	1a98      	subs	r0, r3, r2
    fe24:	4770      	bx	lr

0000fe26 <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    fe26:	1a43      	subs	r3, r0, r1
    fe28:	4293      	cmp	r3, r2
{
    fe2a:	b510      	push	{r4, lr}
    fe2c:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    fe30:	d308      	bcc.n	fe44 <memmove+0x1e>
	char *dest = d;
    fe32:	4602      	mov	r2, r0
    fe34:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    fe36:	429a      	cmp	r2, r3
    fe38:	d00b      	beq.n	fe52 <memmove+0x2c>
			*dest = *src;
    fe3a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    fe3e:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    fe42:	e7f8      	b.n	fe36 <memmove+0x10>
    fe44:	440a      	add	r2, r1
			dest[n] = src[n];
    fe46:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    fe4a:	428a      	cmp	r2, r1
			dest[n] = src[n];
    fe4c:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    fe50:	d1f9      	bne.n	fe46 <memmove+0x20>
		}
	}

	return d;
}
    fe52:	bd10      	pop	{r4, pc}

0000fe54 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    fe54:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    fe56:	ea81 0400 	eor.w	r4, r1, r0
    fe5a:	07a5      	lsls	r5, r4, #30
    fe5c:	4603      	mov	r3, r0
    fe5e:	d00b      	beq.n	fe78 <memcpy+0x24>
    fe60:	3b01      	subs	r3, #1
    fe62:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    fe64:	4291      	cmp	r1, r2
    fe66:	d11a      	bne.n	fe9e <memcpy+0x4a>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    fe68:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    fe6a:	2a00      	cmp	r2, #0
    fe6c:	d0fc      	beq.n	fe68 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    fe6e:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    fe72:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    fe74:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    fe78:	079c      	lsls	r4, r3, #30
    fe7a:	d1f6      	bne.n	fe6a <memcpy+0x16>
    fe7c:	0895      	lsrs	r5, r2, #2
    fe7e:	00ac      	lsls	r4, r5, #2
    fe80:	1f1e      	subs	r6, r3, #4
    fe82:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    fe84:	42b9      	cmp	r1, r7
    fe86:	d105      	bne.n	fe94 <memcpy+0x40>
    fe88:	f06f 0603 	mvn.w	r6, #3
    fe8c:	4423      	add	r3, r4
    fe8e:	fb06 2205 	mla	r2, r6, r5, r2
    fe92:	e7e5      	b.n	fe60 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    fe94:	f851 cb04 	ldr.w	ip, [r1], #4
    fe98:	f846 cf04 	str.w	ip, [r6, #4]!
			n -= sizeof(mem_word_t);
    fe9c:	e7f2      	b.n	fe84 <memcpy+0x30>
		*(d_byte++) = *(s_byte++);
    fe9e:	f811 4b01 	ldrb.w	r4, [r1], #1
    fea2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    fea6:	e7dd      	b.n	fe64 <memcpy+0x10>

0000fea8 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    fea8:	4603      	mov	r3, r0
{
    feaa:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    feac:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    feae:	079c      	lsls	r4, r3, #30
    feb0:	d110      	bne.n	fed4 <memset+0x2c>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    feb2:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    feb6:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    feba:	0894      	lsrs	r4, r2, #2
    febc:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    fec0:	42b3      	cmp	r3, r6
    fec2:	d10d      	bne.n	fee0 <memset+0x38>
    fec4:	f06f 0503 	mvn.w	r5, #3
    fec8:	fb05 2404 	mla	r4, r5, r4, r2
    fecc:	441c      	add	r4, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    fece:	42a3      	cmp	r3, r4
    fed0:	d109      	bne.n	fee6 <memset+0x3e>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    fed2:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    fed4:	2a00      	cmp	r2, #0
    fed6:	d0fc      	beq.n	fed2 <memset+0x2a>
		*(d_byte++) = c_byte;
    fed8:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    fedc:	3a01      	subs	r2, #1
    fede:	e7e6      	b.n	feae <memset+0x6>
		*(d_word++) = c_word;
    fee0:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    fee4:	e7ec      	b.n	fec0 <memset+0x18>
		*(d_byte++) = c_byte;
    fee6:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    feea:	e7f0      	b.n	fece <memset+0x26>

0000feec <_stdout_hook_default>:
}
    feec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    fef0:	4770      	bx	lr

0000fef2 <uarte_nrfx_config_get>:
{
    fef2:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    fef4:	6882      	ldr	r2, [r0, #8]
    fef6:	e892 0003 	ldmia.w	r2, {r0, r1}
    fefa:	e883 0003 	stmia.w	r3, {r0, r1}
}
    fefe:	2000      	movs	r0, #0
    ff00:	4770      	bx	lr

0000ff02 <uarte_nrfx_err_check>:
	return dev->config->config_info;
    ff02:	6803      	ldr	r3, [r0, #0]
	return config->uarte_regs;
    ff04:	689b      	ldr	r3, [r3, #8]
    ff06:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ff08:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    ff0c:	b118      	cbz	r0, ff16 <uarte_nrfx_err_check+0x14>
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    ff0e:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    ff12:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    ff16:	4770      	bx	lr

0000ff18 <uarte_nrfx_poll_in>:
	return dev->config->config_info;
    ff18:	6803      	ldr	r3, [r0, #0]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    ff1a:	6882      	ldr	r2, [r0, #8]
	return config->uarte_regs;
    ff1c:	689b      	ldr	r3, [r3, #8]
    ff1e:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ff20:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    ff24:	b138      	cbz	r0, ff36 <uarte_nrfx_poll_in+0x1e>
	*c = data->rx_data;
    ff26:	7a12      	ldrb	r2, [r2, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ff28:	2000      	movs	r0, #0
    ff2a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ff2c:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ff2e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ff32:	601a      	str	r2, [r3, #0]
	return 0;
    ff34:	4770      	bx	lr
		return -1;
    ff36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    ff3a:	4770      	bx	lr

0000ff3c <uarte_nrfx_poll_out>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ff3c:	2200      	movs	r2, #0
	return dev->config->config_info;
    ff3e:	6803      	ldr	r3, [r0, #0]
{
    ff40:	b082      	sub	sp, #8
	return config->uarte_regs;
    ff42:	689b      	ldr	r3, [r3, #8]
{
    ff44:	f88d 1007 	strb.w	r1, [sp, #7]
	return config->uarte_regs;
    ff48:	681b      	ldr	r3, [r3, #0]
    ff4a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    ff4e:	f10d 0207 	add.w	r2, sp, #7
    ff52:	f8c3 2544 	str.w	r2, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    ff56:	2201      	movs	r2, #1
    ff58:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ff5c:	609a      	str	r2, [r3, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ff5e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    ff62:	2900      	cmp	r1, #0
    ff64:	d0fb      	beq.n	ff5e <uarte_nrfx_poll_out+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ff66:	60da      	str	r2, [r3, #12]
}
    ff68:	b002      	add	sp, #8
    ff6a:	4770      	bx	lr

0000ff6c <hw_cc310_init>:
#if CONFIG_HW_CC310

#include "nrf_cc310_platform.h"

static int hw_cc310_init(struct device *dev)
{
    ff6c:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc310_platform_abort_init();
    ff6e:	f7fd f829 	bl	cfc4 <nrf_cc310_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc310_platform_mutex_init();
    ff72:	f7fd f8a7 	bl	d0c4 <nrf_cc310_platform_mutex_init>
	res = nrf_cc310_platform_init();
#else
	res = nrf_cc310_platform_init_no_rng();
#endif
	return res;
}
    ff76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc310_platform_init_no_rng();
    ff7a:	f7fe bed1 	b.w	ed20 <nrf_cc310_platform_init_no_rng>

0000ff7e <arch_system_halt>:
	__asm__ volatile(
    ff7e:	f04f 0220 	mov.w	r2, #32
    ff82:	f3ef 8311 	mrs	r3, BASEPRI
    ff86:	f382 8811 	msr	BASEPRI, r2
    ff8a:	f3bf 8f6f 	isb	sy
	 */

	(void)arch_irq_lock();
	for (;;) {
		/* Spin endlessly */
	}
    ff8e:	e7fe      	b.n	ff8e <arch_system_halt+0x10>

0000ff90 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    ff90:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    ff92:	f7ff fff4 	bl	ff7e <arch_system_halt>

0000ff96 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    ff96:	b570      	push	{r4, r5, r6, lr}
    ff98:	4605      	mov	r5, r0
    ff9a:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    ff9c:	f7fe fb7a 	bl	e694 <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    ffa0:	4631      	mov	r1, r6
    ffa2:	4604      	mov	r4, r0
    ffa4:	4628      	mov	r0, r5
    ffa6:	f7ff fff3 	bl	ff90 <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    ffaa:	4620      	mov	r0, r4
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    ffac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ffb0:	f7fd baf2 	b.w	d598 <z_impl_k_thread_abort>

0000ffb4 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    ffb4:	f7ff be71 	b.w	fc9a <z_clock_idle_exit>

0000ffb8 <k_mem_slab_init>:
{
    ffb8:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    ffba:	2400      	movs	r4, #0
	slab->block_size = block_size;
    ffbc:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->free_list = NULL;
    ffc0:	e9c0 4405 	strd	r4, r4, [r0, #20]
	slab->buffer = buffer;
    ffc4:	6101      	str	r1, [r0, #16]
	for (j = 0U; j < slab->num_blocks; j++) {
    ffc6:	42a3      	cmp	r3, r4
    ffc8:	d102      	bne.n	ffd0 <k_mem_slab_init+0x18>
	list->tail = (sys_dnode_t *)list;
    ffca:	e9c0 0000 	strd	r0, r0, [r0]
}
    ffce:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    ffd0:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    ffd2:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    ffd4:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    ffd6:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    ffd8:	4411      	add	r1, r2
    ffda:	e7f4      	b.n	ffc6 <k_mem_slab_init+0xe>

0000ffdc <z_impl_k_mutex_init>:
	mutex->owner = NULL;
    ffdc:	2300      	movs	r3, #0
    ffde:	e9c0 0000 	strd	r0, r0, [r0]
	mutex->lock_count = 0U;
    ffe2:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    ffe6:	4770      	bx	lr

0000ffe8 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    ffe8:	7b43      	ldrb	r3, [r0, #13]
    ffea:	06db      	lsls	r3, r3, #27
    ffec:	bf03      	ittte	eq
    ffee:	6980      	ldreq	r0, [r0, #24]
    fff0:	fab0 f080 	clzeq	r0, r0
    fff4:	0940      	lsreq	r0, r0, #5
    fff6:	2000      	movne	r0, #0
}
    fff8:	4770      	bx	lr

0000fffa <z_unpend_thread_no_timeout>:
{
    fffa:	b538      	push	{r3, r4, r5, lr}
    fffc:	4604      	mov	r4, r0
    fffe:	f04f 0320 	mov.w	r3, #32
   10002:	f3ef 8511 	mrs	r5, BASEPRI
   10006:	f383 8811 	msr	BASEPRI, r3
   1000a:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
   1000e:	4601      	mov	r1, r0
   10010:	6880      	ldr	r0, [r0, #8]
   10012:	f7fe f975 	bl	e300 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   10016:	7b63      	ldrb	r3, [r4, #13]
   10018:	f023 0302 	bic.w	r3, r3, #2
   1001c:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
   1001e:	f385 8811 	msr	BASEPRI, r5
   10022:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
   10026:	2300      	movs	r3, #0
   10028:	60a3      	str	r3, [r4, #8]
}
   1002a:	bd38      	pop	{r3, r4, r5, pc}

0001002c <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1002c:	b921      	cbnz	r1, 10038 <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1002e:	f3ef 8005 	mrs	r0, IPSR
   10032:	b908      	cbnz	r0, 10038 <z_reschedule+0xc>
   10034:	f7fd b86a 	b.w	d10c <arch_swap>
   10038:	f381 8811 	msr	BASEPRI, r1
   1003c:	f3bf 8f6f 	isb	sy
}
   10040:	4770      	bx	lr

00010042 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   10042:	4603      	mov	r3, r0
   10044:	b920      	cbnz	r0, 10050 <z_reschedule_irqlock+0xe>
   10046:	f3ef 8205 	mrs	r2, IPSR
   1004a:	b90a      	cbnz	r2, 10050 <z_reschedule_irqlock+0xe>
   1004c:	f7fd b85e 	b.w	d10c <arch_swap>
   10050:	f383 8811 	msr	BASEPRI, r3
   10054:	f3bf 8f6f 	isb	sy
}
   10058:	4770      	bx	lr

0001005a <z_reschedule_unlocked>:
	__asm__ volatile(
   1005a:	f04f 0320 	mov.w	r3, #32
   1005e:	f3ef 8011 	mrs	r0, BASEPRI
   10062:	f383 8811 	msr	BASEPRI, r3
   10066:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   1006a:	f7ff bfea 	b.w	10042 <z_reschedule_irqlock>

0001006e <z_priq_dumb_best>:
	return list->head == list;
   1006e:	6803      	ldr	r3, [r0, #0]
}
   10070:	4298      	cmp	r0, r3
   10072:	bf14      	ite	ne
   10074:	4618      	movne	r0, r3
   10076:	2000      	moveq	r0, #0
   10078:	4770      	bx	lr

0001007a <z_thread_timeout>:
	if (th->base.pended_on != NULL) {
   1007a:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
   1007e:	b570      	push	{r4, r5, r6, lr}
   10080:	4604      	mov	r4, r0
	struct k_thread *th = CONTAINER_OF(to, struct k_thread, base.timeout);
   10082:	f1a0 0518 	sub.w	r5, r0, #24
	if (th->base.pended_on != NULL) {
   10086:	b1cb      	cbz	r3, 100bc <z_thread_timeout+0x42>
   10088:	f04f 0320 	mov.w	r3, #32
   1008c:	f3ef 8611 	mrs	r6, BASEPRI
   10090:	f383 8811 	msr	BASEPRI, r3
   10094:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
   10098:	4629      	mov	r1, r5
   1009a:	f850 0c10 	ldr.w	r0, [r0, #-16]
   1009e:	f7fe f92f 	bl	e300 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   100a2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   100a6:	f023 0302 	bic.w	r3, r3, #2
   100aa:	f804 3c0b 	strb.w	r3, [r4, #-11]
	__asm__ volatile(
   100ae:	f386 8811 	msr	BASEPRI, r6
   100b2:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
   100b6:	2300      	movs	r3, #0
   100b8:	f844 3c10 	str.w	r3, [r4, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   100bc:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
   100c0:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   100c2:	f023 0314 	bic.w	r3, r3, #20
   100c6:	f804 3c0b 	strb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
   100ca:	f7ff ff8d 	bl	ffe8 <z_is_thread_ready>
   100ce:	b120      	cbz	r0, 100da <z_thread_timeout+0x60>
		z_add_thread_to_ready_q(thread);
   100d0:	4628      	mov	r0, r5
}
   100d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   100d6:	f7fe b963 	b.w	e3a0 <z_add_thread_to_ready_q>
   100da:	bd70      	pop	{r4, r5, r6, pc}

000100dc <z_unpend_first_thread>:
{
   100dc:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   100de:	f04f 0320 	mov.w	r3, #32
   100e2:	f3ef 8211 	mrs	r2, BASEPRI
   100e6:	f383 8811 	msr	BASEPRI, r3
   100ea:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
   100ee:	f7ff ffbe 	bl	1006e <z_priq_dumb_best>
   100f2:	4604      	mov	r4, r0
	__asm__ volatile(
   100f4:	f382 8811 	msr	BASEPRI, r2
   100f8:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
   100fc:	b1c8      	cbz	r0, 10132 <z_unpend_first_thread+0x56>
	__asm__ volatile(
   100fe:	f04f 0320 	mov.w	r3, #32
   10102:	f3ef 8511 	mrs	r5, BASEPRI
   10106:	f383 8811 	msr	BASEPRI, r3
   1010a:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
   1010e:	4601      	mov	r1, r0
   10110:	6880      	ldr	r0, [r0, #8]
   10112:	f7fe f8f5 	bl	e300 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   10116:	7b63      	ldrb	r3, [r4, #13]
   10118:	f023 0302 	bic.w	r3, r3, #2
   1011c:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
   1011e:	f385 8811 	msr	BASEPRI, r5
   10122:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
   10126:	2300      	movs	r3, #0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   10128:	f104 0018 	add.w	r0, r4, #24
   1012c:	60a3      	str	r3, [r4, #8]
   1012e:	f000 f839 	bl	101a4 <z_abort_timeout>
}
   10132:	4620      	mov	r0, r4
   10134:	bd38      	pop	{r3, r4, r5, pc}

00010136 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
   10136:	7b43      	ldrb	r3, [r0, #13]
   10138:	06db      	lsls	r3, r3, #27
   1013a:	bf03      	ittte	eq
   1013c:	6980      	ldreq	r0, [r0, #24]
   1013e:	fab0 f080 	clzeq	r0, r0
   10142:	0940      	lsreq	r0, r0, #5
   10144:	2000      	movne	r0, #0
}
   10146:	4770      	bx	lr

00010148 <z_new_thread_init>:
{
   10148:	b510      	push	{r4, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
   1014a:	9c02      	ldr	r4, [sp, #8]
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;
   1014c:	7383      	strb	r3, [r0, #14]
	thread_base->user_options = (u8_t)options;
   1014e:	7304      	strb	r4, [r0, #12]

	thread_base->sched_locked = 0U;
   10150:	2300      	movs	r3, #0
	thread_base->thread_state = (u8_t)initial_state;
   10152:	2404      	movs	r4, #4
	thread_base->sched_locked = 0U;
   10154:	73c3      	strb	r3, [r0, #15]
	thread_base->thread_state = (u8_t)initial_state;
   10156:	7344      	strb	r4, [r0, #13]
	node->prev = NULL;
   10158:	e9c0 3306 	strd	r3, r3, [r0, #24]
	thread->fn_abort = NULL;
   1015c:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
	thread->stack_info.size = (u32_t)stackSize;
   10160:	e9c0 1216 	strd	r1, r2, [r0, #88]	; 0x58
}
   10164:	bd10      	pop	{r4, pc}

00010166 <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
   10166:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
   10168:	b510      	push	{r4, lr}
   1016a:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
   1016c:	b103      	cbz	r3, 10170 <z_thread_single_abort+0xa>
		thread->fn_abort();
   1016e:	4798      	blx	r3
	if (z_is_thread_ready(thread)) {
   10170:	4620      	mov	r0, r4
   10172:	f7ff ffe0 	bl	10136 <z_is_thread_ready>
   10176:	b138      	cbz	r0, 10188 <z_thread_single_abort+0x22>
		z_remove_thread_from_ready_q(thread);
   10178:	4620      	mov	r0, r4
   1017a:	f7fe f9bf 	bl	e4fc <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_DEAD;
   1017e:	7b63      	ldrb	r3, [r4, #13]
   10180:	f043 0308 	orr.w	r3, r3, #8
   10184:	7363      	strb	r3, [r4, #13]
}
   10186:	bd10      	pop	{r4, pc}
		if (z_is_thread_pending(thread)) {
   10188:	7b63      	ldrb	r3, [r4, #13]
   1018a:	079b      	lsls	r3, r3, #30
   1018c:	d502      	bpl.n	10194 <z_thread_single_abort+0x2e>
			z_unpend_thread_no_timeout(thread);
   1018e:	4620      	mov	r0, r4
   10190:	f7ff ff33 	bl	fffa <z_unpend_thread_no_timeout>
		if (z_is_thread_timeout_active(thread)) {
   10194:	69a3      	ldr	r3, [r4, #24]
   10196:	2b00      	cmp	r3, #0
   10198:	d0f1      	beq.n	1017e <z_thread_single_abort+0x18>
   1019a:	f104 0018 	add.w	r0, r4, #24
   1019e:	f000 f801 	bl	101a4 <z_abort_timeout>
   101a2:	e7ec      	b.n	1017e <z_thread_single_abort+0x18>

000101a4 <z_abort_timeout>:
{
   101a4:	b510      	push	{r4, lr}
	__asm__ volatile(
   101a6:	f04f 0220 	mov.w	r2, #32
   101aa:	f3ef 8411 	mrs	r4, BASEPRI
   101ae:	f382 8811 	msr	BASEPRI, r2
   101b2:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
   101b6:	6803      	ldr	r3, [r0, #0]
   101b8:	b13b      	cbz	r3, 101ca <z_abort_timeout+0x26>
			remove_timeout(to);
   101ba:	f7fe fb11 	bl	e7e0 <remove_timeout>
			ret = 0;
   101be:	2000      	movs	r0, #0
	__asm__ volatile(
   101c0:	f384 8811 	msr	BASEPRI, r4
   101c4:	f3bf 8f6f 	isb	sy
}
   101c8:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
   101ca:	f06f 0015 	mvn.w	r0, #21
   101ce:	e7f7      	b.n	101c0 <z_abort_timeout+0x1c>

000101d0 <z_get_next_timeout_expiry>:
{
   101d0:	b510      	push	{r4, lr}
	__asm__ volatile(
   101d2:	f04f 0320 	mov.w	r3, #32
   101d6:	f3ef 8411 	mrs	r4, BASEPRI
   101da:	f383 8811 	msr	BASEPRI, r3
   101de:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
   101e2:	f7fe fb11 	bl	e808 <next_timeout>
	__asm__ volatile(
   101e6:	f384 8811 	msr	BASEPRI, r4
   101ea:	f3bf 8f6f 	isb	sy
}
   101ee:	bd10      	pop	{r4, pc}

000101f0 <z_set_timeout_expiry>:
{
   101f0:	b570      	push	{r4, r5, r6, lr}
   101f2:	4604      	mov	r4, r0
   101f4:	460e      	mov	r6, r1
	__asm__ volatile(
   101f6:	f04f 0320 	mov.w	r3, #32
   101fa:	f3ef 8511 	mrs	r5, BASEPRI
   101fe:	f383 8811 	msr	BASEPRI, r3
   10202:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
   10206:	f7fe faff 	bl	e808 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   1020a:	2801      	cmp	r0, #1
   1020c:	dd05      	ble.n	1021a <z_set_timeout_expiry+0x2a>
   1020e:	42a0      	cmp	r0, r4
   10210:	dd03      	ble.n	1021a <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
   10212:	4631      	mov	r1, r6
   10214:	4620      	mov	r0, r4
   10216:	f7fc fbe1 	bl	c9dc <z_clock_set_timeout>
	__asm__ volatile(
   1021a:	f385 8811 	msr	BASEPRI, r5
   1021e:	f3bf 8f6f 	isb	sy
}
   10222:	bd70      	pop	{r4, r5, r6, pc}

00010224 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
   10224:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00010d20 <spm_request_read-0x72c0>:
	...

00017fe0 <spm_request_read>:
   17fe0:	e97f e97f 	sg
   17fe4:	f7f4 bf10 	b.w	ce08 <__acle_se_spm_request_read>

00017fe8 <spm_firmware_info>:
   17fe8:	e97f e97f 	sg
   17fec:	f7f4 bf6a 	b.w	cec4 <__acle_se_spm_firmware_info>

00017ff0 <spm_request_random_number>:
   17ff0:	e97f e97f 	sg
   17ff4:	f7f7 be5c 	b.w	fcb0 <__acle_se_spm_request_random_number>
	...
