Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Dec 20 14:48:45 2025
| Host         : dt-wypark running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                10082        0.102        0.000                      0                10082        3.000        0.000                       0                  4316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.772}      17.544          57.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.049        0.000                      0                10082        0.102        0.000                      0                10082        8.272        0.000                       0                  4312  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_branch_prediction_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.762ns  (logic 5.832ns (34.793%)  route 10.930ns (65.207%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.046    15.845    INST3/ID_branch_prediction[0]
    SLICE_X46Y16         FDRE                                         r  INST3/ID_branch_prediction_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X46Y16         FDRE                                         r  INST3/ID_branch_prediction_reg[1]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_branch_prediction_reg[1]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.845    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.744ns  (logic 5.832ns (34.831%)  route 10.912ns (65.169%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.994 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.028    15.827    INST3/ID_branch_prediction[0]
    SLICE_X46Y11         FDRE                                         r  INST3/ID_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.445    15.994    INST3/clk_out1
    SLICE_X46Y11         FDRE                                         r  INST3/ID_pc_reg[7]/C
                         clock pessimism              0.564    16.557    
                         clock uncertainty           -0.136    16.422    
    SLICE_X46Y11         FDRE (Setup_fdre_C_R)       -0.524    15.898    INST3/ID_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.732ns  (logic 5.832ns (34.855%)  route 10.900ns (65.145%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.991 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.016    15.815    INST3/ID_branch_prediction[0]
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.442    15.991    INST3/clk_out1
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[21]/C
                         clock pessimism              0.564    16.554    
                         clock uncertainty           -0.136    16.419    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    15.990    INST3/ID_pc_4_reg[21]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.732ns  (logic 5.832ns (34.855%)  route 10.900ns (65.145%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.991 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.016    15.815    INST3/ID_branch_prediction[0]
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.442    15.991    INST3/clk_out1
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[22]/C
                         clock pessimism              0.564    16.554    
                         clock uncertainty           -0.136    16.419    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    15.990    INST3/ID_pc_4_reg[22]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.732ns  (logic 5.832ns (34.855%)  route 10.900ns (65.145%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.991 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.016    15.815    INST3/ID_branch_prediction[0]
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.442    15.991    INST3/clk_out1
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[23]/C
                         clock pessimism              0.564    16.554    
                         clock uncertainty           -0.136    16.419    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    15.990    INST3/ID_pc_4_reg[23]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.732ns  (logic 5.832ns (34.855%)  route 10.900ns (65.145%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.991 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.626    13.985    INST3/EX_branch_taken
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.566    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.016    15.815    INST3/ID_branch_prediction[0]
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.442    15.991    INST3/clk_out1
    SLICE_X43Y13         FDRE                                         r  INST3/ID_pc_4_reg[24]/C
                         clock pessimism              0.564    16.554    
                         clock uncertainty           -0.136    16.419    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    15.990    INST3/ID_pc_4_reg[24]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_RegWrite_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.640ns  (logic 5.832ns (35.049%)  route 10.808ns (64.951%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.988 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.548    13.906    INST3/EX_branch_taken
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.030 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.848    14.879    INST3/EX_rs2[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.003 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.720    15.723    INST3/EX_Jump
    SLICE_X39Y15         FDRE                                         r  INST3/EX_RegWrite_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.439    15.988    INST3/clk_out1
    SLICE_X39Y15         FDRE                                         r  INST3/EX_RegWrite_reg/C
                         clock pessimism              0.564    16.551    
                         clock uncertainty           -0.136    16.416    
    SLICE_X39Y15         FDRE (Setup_fdre_C_R)       -0.429    15.987    INST3/EX_RegWrite_reg
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ALUSrc_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.545ns  (logic 5.832ns (35.250%)  route 10.713ns (64.750%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.548    13.906    INST3/EX_branch_taken
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.030 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.848    14.879    INST3/EX_rs2[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.003 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.625    15.628    INST3/EX_Jump
    SLICE_X42Y15         FDRE                                         r  INST3/EX_ALUSrc_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X42Y15         FDRE                                         r  INST3/EX_ALUSrc_reg/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/EX_ALUSrc_reg
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_Branch_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.545ns  (logic 5.832ns (35.250%)  route 10.713ns (64.750%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.548    13.906    INST3/EX_branch_taken
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.030 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.848    14.879    INST3/EX_rs2[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.003 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.625    15.628    INST3/EX_Jump
    SLICE_X42Y15         FDRE                                         r  INST3/EX_Branch_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X42Y15         FDRE                                         r  INST3/EX_Branch_reg/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/EX_Branch_reg
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_Jump_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.545ns  (logic 5.832ns (35.250%)  route 10.713ns (64.750%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.595    -0.917    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.537 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.027     2.564    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][7]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           0.889     3.577    INST3/INST4/doutb[31]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.701 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.853     4.554    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.124     4.678 r  INST3/INST4/reg_file[31][8]_i_3/O
                         net (fo=1, routed)           0.571     5.250    INST3/INST4/INST10/DMEM_result[8]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.374 r  INST3/INST4/reg_file[31][8]_i_2/O
                         net (fo=36, routed)          0.668     6.042    INST3/WB_rd_write_data[8]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  INST3/MEM_rs2_data[8]_i_1/O
                         net (fo=2, routed)           0.498     6.664    INST3/EX_rs2_data_final[8]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.788 r  INST3/MEM_ALU_result[8]_i_6/O
                         net (fo=7, routed)           0.769     7.556    INST3/EX_op2[8]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.680 r  INST3/MEM_ALU_result[11]_i_24/O
                         net (fo=1, routed)           0.000     7.680    INST3/MEM_ALU_result[11]_i_24_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.212 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.212    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.326 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.326    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.440    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 f  INST3/MEM_ALU_result_reg[23]_i_18/O[3]
                         net (fo=1, routed)           0.417     9.170    INST3/MEM_ALU_result_reg[23]_i_18_n_4
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.306     9.476 f  INST3/MEM_ALU_result[23]_i_9/O
                         net (fo=1, routed)           0.000     9.476    INST3/MEM_ALU_result[23]_i_9_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     9.688 f  INST3/MEM_ALU_result_reg[23]_i_4/O
                         net (fo=1, routed)           0.835    10.524    INST3/MEM_ALU_result_reg[23]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.299    10.823 f  INST3/MEM_ALU_result[23]_i_1/O
                         net (fo=3, routed)           0.807    11.630    INST3/EX_ALU_result[23]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.754 r  INST3/gh[0]_i_9/O
                         net (fo=1, routed)           0.805    12.559    INST3/gh[0]_i_9_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    12.683 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.551    13.234    INST3/gh[0]_i_3_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.358 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.548    13.906    INST3/EX_branch_taken
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.030 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.848    14.879    INST3/EX_rs2[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.003 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.625    15.628    INST3/EX_Jump
    SLICE_X42Y15         FDRE                                         r  INST3/EX_Jump_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X42Y15         FDRE                                         r  INST3/EX_Jump_reg/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/EX_Jump_reg
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.207ns (41.486%)  route 0.292ns (58.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.563    -0.618    INST5/clk
    SLICE_X34Y0          FDRE                                         r  INST5/write_frame_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  INST5/write_frame_reg[55]/Q
                         net (fo=2, routed)           0.292    -0.162    INST5/write_frame_reg_n_0_[55]
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.043    -0.119 r  INST5/dia[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    INST5/dia[31]_i_1_n_0
    SLICE_X42Y0          FDRE                                         r  INST5/dia_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.834    -0.856    INST5/clk
    SLICE_X42Y0          FDRE                                         r  INST5/dia_reg[31]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X42Y0          FDRE (Hold_fdre_C_D)         0.131    -0.221    INST5/dia_reg[31]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.215ns (45.044%)  route 0.262ns (54.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.563    -0.618    INST5/clk
    SLICE_X34Y0          FDRE                                         r  INST5/write_frame_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  INST5/write_frame_reg[49]/Q
                         net (fo=2, routed)           0.262    -0.192    INST5/write_frame_reg_n_0_[49]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.051    -0.141 r  INST5/write_frame[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    INST5/write_frame[41]
    SLICE_X43Y1          FDRE                                         r  INST5/write_frame_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.834    -0.856    INST5/clk
    SLICE_X43Y1          FDRE                                         r  INST5/write_frame_reg[41]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.107    -0.245    INST5/write_frame_reg[41]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.038%)  route 0.279ns (59.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X39Y20         FDRE                                         r  INST3/WB_rd_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/WB_rd_reg[1]_rep__4/Q
                         net (fo=86, routed)          0.279    -0.208    INST3/INST4/reg_file_reg[8][0]_2
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.163 r  INST3/INST4/reg_file[8][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    INST3/INST4/reg_file[8][3]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  INST3/INST4/reg_file_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.822    -0.868    INST3/INST4/clk_out1
    SLICE_X35Y18         FDRE                                         r  INST3/INST4/reg_file_reg[8][3]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092    -0.272    INST3/INST4/reg_file_reg[8][3]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.781%)  route 0.282ns (60.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X39Y20         FDRE                                         r  INST3/WB_rd_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/WB_rd_reg[1]_rep__4/Q
                         net (fo=86, routed)          0.282    -0.205    INST3/INST4/reg_file_reg[8][0]_2
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.160 r  INST3/INST4/reg_file[8][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    INST3/INST4/reg_file[8][0]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  INST3/INST4/reg_file_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.822    -0.868    INST3/INST4/clk_out1
    SLICE_X35Y18         FDRE                                         r  INST3/INST4/reg_file_reg[8][0]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092    -0.272    INST3/INST4/reg_file_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.227ns (48.805%)  route 0.238ns (51.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.555    -0.626    INST3/clk_out1
    SLICE_X39Y19         FDRE                                         r  INST3/WB_rd_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  INST3/WB_rd_reg[0]_rep__8/Q
                         net (fo=99, routed)          0.238    -0.260    INST3/INST4/reg_file_reg[3][29]_1
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.099    -0.161 r  INST3/INST4/reg_file[2][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    INST3/INST4/reg_file[2][19]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  INST3/INST4/reg_file_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X35Y20         FDRE                                         r  INST3/INST4/reg_file_reg[2][19]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091    -0.275    INST3/INST4/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 INST3/EX_pc_4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_pc_4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.031%)  route 0.299ns (67.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.559    -0.622    INST3/clk_out1
    SLICE_X41Y13         FDRE                                         r  INST3/EX_pc_4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  INST3/EX_pc_4_reg[23]/Q
                         net (fo=2, routed)           0.299    -0.182    INST3/EX_pc_4[23]
    SLICE_X34Y14         FDRE                                         r  INST3/MEM_pc_4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.826    -0.864    INST3/clk_out1
    SLICE_X34Y14         FDRE                                         r  INST3/MEM_pc_4_reg[23]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.063    -0.297    INST3/MEM_pc_4_reg[23]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 INST3/MEM_pc_4_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_pc_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X15Y11         FDRE                                         r  INST3/MEM_pc_4_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST3/MEM_pc_4_reg[21]/Q
                         net (fo=2, routed)           0.056    -0.420    INST3/MEM_pc_4[21]
    SLICE_X15Y11         FDRE                                         r  INST3/WB_pc_4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.834    -0.856    INST3/clk_out1
    SLICE_X15Y11         FDRE                                         r  INST3/WB_pc_4_reg[21]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.075    -0.542    INST3/WB_pc_4_reg[21]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 INST3/EX_pc_imm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_pc_imm_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.381%)  route 0.308ns (68.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.557    -0.624    INST3/clk_out1
    SLICE_X44Y18         FDRE                                         r  INST3/EX_pc_imm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  INST3/EX_pc_imm_reg[28]/Q
                         net (fo=2, routed)           0.308    -0.175    INST3/EX_pc_imm[28]
    SLICE_X34Y15         FDRE                                         r  INST3/MEM_pc_imm_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.825    -0.865    INST3/clk_out1
    SLICE_X34Y15         FDRE                                         r  INST3/MEM_pc_imm_reg[28]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.059    -0.302    INST3/MEM_pc_imm_reg[28]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 INST3/EX_pc_imm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_pc_imm_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.542%)  route 0.321ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.557    -0.624    INST3/clk_out1
    SLICE_X44Y18         FDRE                                         r  INST3/EX_pc_imm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  INST3/EX_pc_imm_reg[30]/Q
                         net (fo=2, routed)           0.321    -0.163    INST3/EX_pc_imm[30]
    SLICE_X35Y15         FDRE                                         r  INST3/MEM_pc_imm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.825    -0.865    INST3/clk_out1
    SLICE_X35Y15         FDRE                                         r  INST3/MEM_pc_imm_reg[30]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.047    -0.314    INST3/MEM_pc_imm_reg[30]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 INST3/MEM_pc_4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_pc_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X14Y10         FDRE                                         r  INST3/MEM_pc_4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  INST3/MEM_pc_4_reg[15]/Q
                         net (fo=2, routed)           0.056    -0.397    INST3/MEM_pc_4[15]
    SLICE_X14Y10         FDRE                                         r  INST3/WB_pc_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.834    -0.856    INST3/clk_out1
    SLICE_X14Y10         FDRE                                         r  INST3/WB_pc_4_reg[15]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.060    -0.557    INST3/WB_pc_4_reg[15]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.772 }
Period(ns):         17.544
Sources:            { INST1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y0      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y0      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       17.544      195.816    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X63Y3      INST3/BHT_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X63Y3      INST3/BHT_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X49Y1      INST3/BHT_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X49Y1      INST3/BHT_reg[0][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X55Y2      INST3/BHT_reg[100][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X55Y2      INST3/BHT_reg[100][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y14     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X63Y3      INST3/BHT_reg[0][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X63Y3      INST3/BHT_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X49Y1      INST3/BHT_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X49Y1      INST3/BHT_reg[0][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X55Y2      INST3/BHT_reg[100][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X55Y2      INST3/BHT_reg[100][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { INST1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    INST1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.421ns  (logic 7.276ns (39.500%)  route 11.145ns (60.500%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.568     9.482    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.119     9.601 r  INST3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.192    13.793    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    17.522 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.522    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.229ns  (logic 7.287ns (39.978%)  route 10.941ns (60.022%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.736     9.650    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.150     9.800 r  INST3/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.821    13.620    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    17.330 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.330    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.825ns  (logic 7.056ns (39.586%)  route 10.768ns (60.414%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.755     9.668    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  INST3/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.629    13.421    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.925 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.925    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.740ns  (logic 7.070ns (39.855%)  route 10.670ns (60.145%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.736     9.650    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.774 r  INST3/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.549    13.323    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.841 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.841    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.435ns  (logic 7.286ns (41.787%)  route 10.150ns (58.213%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         2.247    10.160    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y31         LUT3 (Prop_lut3_I1_O)        0.152    10.312 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.519    12.831    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    16.536 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.536    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 7.318ns (42.179%)  route 10.032ns (57.821%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.517     9.431    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.152     9.583 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.131    12.713    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.738    16.452 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.452    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.284ns  (logic 7.077ns (40.948%)  route 10.207ns (59.052%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         2.247    10.160    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.284 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.576    12.859    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.385 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.385    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.187ns  (logic 7.293ns (42.435%)  route 9.894ns (57.565%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.755     9.668    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.154     9.822 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.754    12.576    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.711    16.288 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.288    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.081ns  (logic 7.067ns (41.376%)  route 10.013ns (58.624%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.568     9.482    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.606 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.061    12.666    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.182 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.182    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.949ns  (logic 7.058ns (41.643%)  route 9.891ns (58.357%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.524     3.078    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.152     3.230 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=13, routed)          1.230     4.460    INST3/INST2/douta[5]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.326     4.786 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=12, routed)          1.179     5.965    INST3/INST2_n_33
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.089 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.499     6.588    INST3/ID_ValidReg[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.712 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     7.145    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.520     7.789    INST3/INST13/Stall13_out
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.564     9.477    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.601 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.943    12.544    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.050 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.050    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST5/TX_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.347ns (66.799%)  route 0.669ns (33.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.566    -0.615    INST5/clk
    SLICE_X13Y3          FDRE                                         r  INST5/TX_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  INST5/TX_enable_reg/Q
                         net (fo=7, routed)           0.669     0.195    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.401 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.401    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.416ns (54.212%)  route 1.196ns (45.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X46Y6          FDRE                                         r  INST3/IF_pc_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  INST3/IF_pc_reg[4]_rep/Q
                         net (fo=120, routed)         0.231    -0.223    INST3/IF_pc_reg[4]_rep_n_0
    SLICE_X42Y8          LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.966     0.788    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.995 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.995    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.395ns (53.390%)  route 1.218ns (46.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.567    -0.614    INST4/clk
    SLICE_X12Y2          FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  INST4/byte_done_reg/Q
                         net (fo=17, routed)          1.218     0.767    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.998 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.998    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.483ns (55.460%)  route 1.191ns (44.540%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X46Y6          FDRE                                         r  INST3/IF_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  INST3/IF_pc_reg[5]/Q
                         net (fo=124, routed)         0.386    -0.067    INST3/p_0_in[3]
    SLICE_X42Y8          LUT3 (Prop_lut3_I2_O)        0.044    -0.023 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.805     0.782    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.275     2.056 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.056    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.388ns (51.005%)  route 1.333ns (48.995%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X45Y6          FDRE                                         r  INST3/ID_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST3/ID_pc_reg[0]/Q
                         net (fo=4, routed)           0.357    -0.119    INST3/ID_pc[0]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.976     0.902    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.104 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.104    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.436ns (51.906%)  route 1.330ns (48.094%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X40Y8          FDRE                                         r  INST3/ID_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  INST3/ID_pc_reg[2]/Q
                         net (fo=40, routed)          0.374    -0.117    INST3/ID_pc[2]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.098    -0.019 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.956     0.937    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.147 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.147    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.461ns (52.237%)  route 1.336ns (47.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X44Y8          FDRE                                         r  INST3/ID_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/ID_pc_reg[1]/Q
                         net (fo=3, routed)           0.349    -0.128    INST3/ID_pc[1]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.043    -0.085 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.987     0.902    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.179 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.179    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.477ns (52.211%)  route 1.351ns (47.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X47Y8          FDRE                                         r  INST3/IF_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[3]/Q
                         net (fo=76, routed)          0.322    -0.155    INST3/p_0_in[1]
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.047    -0.108 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.030     0.921    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.289     2.210 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.210    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.452ns (48.703%)  route 1.530ns (51.297%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X45Y9          FDRE                                         r  INST3/ID_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  INST3/ID_pc_reg[8]/Q
                         net (fo=36, routed)          0.725     0.235    INST3/ID_pc[8]
    SLICE_X45Y31         LUT3 (Prop_lut3_I0_O)        0.098     0.333 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.805     1.137    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.364 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.364    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.489ns (49.309%)  route 1.531ns (50.691%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X46Y11         FDRE                                         r  INST3/ID_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  INST3/ID_pc_reg[7]/Q
                         net (fo=36, routed)          0.660     0.205    INST3/ID_pc[7]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.051     0.256 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.871     1.127    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.274     2.401 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.401    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6954 Endpoints
Min Delay          6954 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.539ns  (logic 1.585ns (10.202%)  route 13.954ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.048    15.539    INST3/INST2/rst_n_cpu
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.448    -1.547    INST3/INST2/clk_out1
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][34]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][47]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.539ns  (logic 1.585ns (10.202%)  route 13.954ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.048    15.539    INST3/INST2/rst_n_cpu
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.448    -1.547    INST3/INST2/clk_out1
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][47]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.539ns  (logic 1.585ns (10.202%)  route 13.954ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.048    15.539    INST3/INST2/rst_n_cpu
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.448    -1.547    INST3/INST2/clk_out1
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][49]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.539ns  (logic 1.585ns (10.202%)  route 13.954ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.048    15.539    INST3/INST2/rst_n_cpu
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.448    -1.547    INST3/INST2/clk_out1
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][52]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.539ns  (logic 1.585ns (10.202%)  route 13.954ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.048    15.539    INST3/INST2/rst_n_cpu
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.448    -1.547    INST3/INST2/clk_out1
    SLICE_X40Y49         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][57]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[10][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.512ns  (logic 1.585ns (10.220%)  route 13.927ns (89.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.021    15.512    INST3/INST2_n_13
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[10][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.520    -1.475    INST3/clk_out1
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[10][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[11][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.512ns  (logic 1.585ns (10.220%)  route 13.927ns (89.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.021    15.512    INST3/INST2_n_13
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[11][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.520    -1.475    INST3/clk_out1
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[11][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[2][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.512ns  (logic 1.585ns (10.220%)  route 13.927ns (89.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.021    15.512    INST3/INST2_n_13
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[2][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.520    -1.475    INST3/clk_out1
    SLICE_X64Y1          FDSE                                         r  INST3/BHT_reg[2][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.402ns  (logic 1.585ns (10.293%)  route 13.817ns (89.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         4.911    15.402    INST3/INST2/rst_n_cpu
    SLICE_X38Y30         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.434    -1.561    INST3/INST2/clk_out1
    SLICE_X38Y30         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][11]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.402ns  (logic 1.585ns (10.293%)  route 13.817ns (89.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         8.906    10.367    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.124    10.491 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         4.911    15.402    INST3/INST2/rst_n_cpu
    SLICE_X38Y30         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        1.434    -1.561    INST3/INST2/clk_out1
    SLICE_X38Y30         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][41]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.274ns (29.245%)  route 0.664ns (70.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.664     0.893    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.938 r  INST3/INST4/reg_file[6][8]_i_1/O
                         net (fo=1, routed)           0.000     0.938    INST3/INST4/reg_file[6][8]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  INST3/INST4/reg_file_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.830    -0.860    INST3/INST4/clk_out1
    SLICE_X10Y15         FDRE                                         r  INST3/INST4/reg_file_reg[6][8]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[9][2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.274ns (28.437%)  route 0.690ns (71.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.690     0.920    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.965 r  INST3/INST4/reg_file[9][2]_i_1/O
                         net (fo=1, routed)           0.000     0.965    INST3/INST4/reg_file[9][2]_i_1_n_0
    SLICE_X11Y17         FDSE                                         r  INST3/INST4/reg_file_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.828    -0.862    INST3/INST4/clk_out1
    SLICE_X11Y17         FDSE                                         r  INST3/INST4/reg_file_reg[9][2]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.274ns (28.304%)  route 0.695ns (71.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.695     0.924    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.969 r  INST3/INST4/reg_file[2][2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    INST3/INST4/reg_file[2][2]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  INST3/INST4/reg_file_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.829    -0.861    INST3/INST4/clk_out1
    SLICE_X11Y16         FDRE                                         r  INST3/INST4/reg_file_reg[2][2]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.274ns (28.072%)  route 0.703ns (71.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.703     0.932    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.977 r  INST3/INST4/reg_file[8][9]_i_1/O
                         net (fo=1, routed)           0.000     0.977    INST3/INST4/reg_file[8][9]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.829    -0.861    INST3/INST4/clk_out1
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][9]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.274ns (27.845%)  route 0.711ns (72.155%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.711     0.940    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.985 r  INST3/INST4/reg_file[8][5]_i_1/O
                         net (fo=1, routed)           0.000     0.985    INST3/INST4/reg_file[8][5]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.829    -0.861    INST3/INST4/clk_out1
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][5]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.274ns (27.789%)  route 0.713ns (72.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.713     0.942    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.987 r  INST3/INST4/reg_file[8][8]_i_1/O
                         net (fo=1, routed)           0.000     0.987    INST3/INST4/reg_file[8][8]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.829    -0.861    INST3/INST4/clk_out1
    SLICE_X9Y16          FDRE                                         r  INST3/INST4/reg_file_reg[8][8]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.274ns (25.457%)  route 0.803ns (74.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.803     1.033    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.078 r  INST3/INST4/reg_file[8][31]_i_2/O
                         net (fo=1, routed)           0.000     1.078    INST3/INST4/reg_file[8][31]_i_2_n_0
    SLICE_X13Y17         FDRE                                         r  INST3/INST4/reg_file_reg[8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.828    -0.862    INST3/INST4/clk_out1
    SLICE_X13Y17         FDRE                                         r  INST3/INST4/reg_file_reg[8][31]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.274ns (25.433%)  route 0.804ns (74.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.804     1.034    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.079 r  INST3/INST4/reg_file[8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.079    INST3/INST4/reg_file[8][2]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  INST3/INST4/reg_file_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.828    -0.862    INST3/INST4/clk_out1
    SLICE_X13Y17         FDRE                                         r  INST3/INST4/reg_file_reg[8][2]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[14][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.274ns (25.363%)  route 0.807ns (74.637%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.807     1.037    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.082 r  INST3/INST4/reg_file[14][31]_i_2/O
                         net (fo=1, routed)           0.000     1.082    INST3/INST4/reg_file[14][31]_i_2_n_0
    SLICE_X12Y17         FDRE                                         r  INST3/INST4/reg_file_reg[14][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.828    -0.862    INST3/INST4/clk_out1
    SLICE_X12Y17         FDRE                                         r  INST3/INST4/reg_file_reg[14][31]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[9][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.274ns (24.423%)  route 0.849ns (75.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.849     1.078    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.123 r  INST3/INST4/reg_file[9][7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    INST3/INST4/reg_file[9][7]_i_1_n_0
    SLICE_X11Y19         FDSE                                         r  INST3/INST4/reg_file_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4310, routed)        0.826    -0.864    INST3/INST4/clk_out1
    SLICE_X11Y19         FDSE                                         r  INST3/INST4/reg_file_reg[9][7]/C





