*design* DebussyLib (btIdent Verdi_Q-2020.03)
Command arguments:
    +define+verilog
    /home/SIP/M10912039/github/CIC_2018_grad/sim/tb.v
    /home/SIP/M10912039/github/CIC_2018_grad/src/huffman.v

Highest level modules:
tb

Total	0 error(s),   0 warning(s)
