<h1 align="center">ğŸš¦ FPGA Design Flow with Traffic Light Controller</h1>

<p align="center">
  <img src="https://img.shields.io/badge/HDL-Verilog-blue.svg" />
  <img src="https://img.shields.io/badge/EDA-Xilinx%20Vivado-brightgreen.svg" />
  <img src="https://img.shields.io/badge/License-MIT-yellow.svg" />
  <img src="https://img.shields.io/badge/Status-Completed-success.svg" />
</p>


## ğŸ“Œ Overview  

This project implements a **Finite State Machine (FSM)-based Traffic Light Controller** for a **4-way intersection with right-turn handling**.  
The controller cycles through **8 distinct traffic states**, ensuring smooth, time-efficient, and conflict-free vehicle movement in all directions.  

ğŸ‘‰ Designed as part of my FPGA learning journey, it demonstrates **RTL design, verification, and real hardware testing** using a Boolean FPGA board.  

---

## âœ¨ Key Features  

- ğŸŸ¢ **8-State FSM** â€“ handles straight & right-turn flows.  
- âš¡ **Fully synchronous design** â€“ implemented in Verilog HDL.  
- ğŸ”„ **Complete FPGA Design Flow** â€“ RTL â†’ Simulation â†’ Synthesis â†’ Implementation â†’ Bitstream.  
- ğŸ› ï¸ **Real-time Hardware Testing** â€“ validated on **Boolean FPGA Board**.  
- ğŸ“Š Ideal for **traffic simulations, embedded systems, and FPGA training projects**.  

---

## ğŸ—ï¸ Design Details  

### ğŸ”¹ Timing Description  
<img width="800" alt="FSM Diagram" src="https://github.com/user-attachments/assets/96254f8f-7682-4b9b-9e31-c1b9b7f72ab3" />  

### ğŸ”¹ Block Diagram  
<img width="800" alt="Block Diagram" src="https://github.com/user-attachments/assets/fddd13b0-c79f-4c64-9683-acee73e6f283" />  

---

## ğŸ“‚ Project Structure  
```
â”œâ”€â”€ rtl/ # Verilog modules (FSM + Top-level)
â”œâ”€â”€ constraints/ # XDC file for FPGA pin mapping
â”œâ”€â”€ simulation/ # Testbenches + Waveform outputs
â”œâ”€â”€ assets/ # Docs + Images
â”œâ”€â”€ README.md # Project documentation
```


---

## ğŸ› ï¸ Tools & Technologies  

- **Language**: Verilog HDL  
- **EDA Tool**: Xilinx Vivado Design Suite  
- **Hardware**: Boolean FPGA Board  
- **Methodology**: FSM-based synchronous design  

---

## ğŸš€ Demo & Results  

âœ… Simulated in Vivado with proper state transitions.  
âœ… Successfully synthesized & implemented.  
âœ… Deployed on **Boolean FPGA Board** for hardware verification.  

*(Insert GIF/screenshot of simulation waveform or FPGA output if available)*  

---

## ğŸ“œ License  

This project is licensed under the **MIT License** â€“ free to use and modify.  

---

## ğŸ™Œ Contributing  

Feel free to **fork this repo**, suggest improvements, or open issues.  
If youâ€™d like to add new features, contributions are welcome!  

---

ğŸ”¥ With this project, I showcased how **FPGAs can bring real-world embedded applications to life** using **efficient FSM-based RTL design**.  
