// Seed: 467284905
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  assign id_3 = id_0 ? -1'b0 + -1 : (id_2);
endmodule
module module_1 #(
    parameter id_6 = 32'd28,
    parameter id_8 = 32'd54
) (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    input wand id_3,
    output tri id_4,
    input supply1 id_5,
    input wand _id_6,
    input tri0 id_7,
    input supply1 _id_8
    , id_11,
    output supply0 id_9
);
  logic [id_8 : -1] id_12;
  assign id_12[id_6] = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_9
  );
  assign id_4 = -1;
endmodule
