Warning: Design 'fullchip' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: K-2015.06-SP2
Date   : Fri Mar 21 20:28:18 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U64/Z (MUX2D0)                                     0.039     0.104      0.916 r
  fifo_core_1_2/n257 (net)                      1        0.001               0.000      0.916 r
  fifo_core_1_2/mem_reg_4__0_/D (DFQD1)                            0.039     0.000      0.916 r
  data arrival time                                                                     0.916

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__0_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__0_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__0_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__1_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__1_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__2_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__2_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__3_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__3_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__4_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__4_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__5_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__5_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__6_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__6_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__7_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__7_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__8_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__8_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__9_/E (EDFQD1)                           0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__9_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__10_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__10_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__11_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__11_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__12_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__12_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__13_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__13_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__14_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__14_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__15_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__15_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__16_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__16_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__17_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__17_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__18_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__18_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__19_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__19_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__20_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__20_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__21_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__21_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__22_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__22_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_7__23_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U263/ZN (ND2D1)                                    0.070     0.055      0.557 f
  fifo_core_1_2/n226 (net)                      2        0.004               0.000      0.557 f
  fifo_core_1_2/U264/ZN (INVD1)                                    0.033     0.032      0.589 r
  fifo_core_1_2/n223 (net)                      2        0.002               0.000      0.589 r
  fifo_core_1_2/U11/ZN (CKND2D1)                                   0.063     0.035      0.624 f
  fifo_core_1_2/n233 (net)                      2        0.002               0.000      0.624 f
  fifo_core_1_2/U8/ZN (NR2D0)                                      0.071     0.062      0.686 r
  fifo_core_1_2/n224 (net)                      1        0.001               0.000      0.686 r
  fifo_core_1_2/U15/Z (BUFFD2)                                     0.187     0.136      0.823 r
  fifo_core_1_2/n4 (net)                       24        0.043               0.000      0.823 r
  fifo_core_1_2/mem_reg_7__23_/E (EDFQD1)                          0.187     0.000      0.823 r
  data arrival time                                                                     0.823

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_7__23_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.120      0.830
  data required time                                                                    0.830
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.830
  data arrival time                                                                    -0.823
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.007


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_23_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U274/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n123 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U50/ZN (AOI21D0)                                   0.085     0.031      0.841 f
  fifo_core_2_1/n127 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U139/ZN (ND4D0)                                    0.057     0.050      0.890 r
  fifo_core_2_1/n324 (net)                      1        0.001               0.000      0.890 r
  fifo_core_2_1/rd_data_reg_23_/D (DFCNQD1)                        0.057     0.000      0.890 r
  data arrival time                                                                     0.890

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_23_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.890
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.016


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U230/ZN (AOI22D0)                                  0.101     0.077      0.829 f
  fifo_core_2_1/n217 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U143/ZN (ND4D0)                                    0.057     0.059      0.888 r
  fifo_core_2_1/n323 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_0_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_0_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U97/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n156 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U94/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n336 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_11_/D (DFCNQD1)                        0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_11_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U93/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n150 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U90/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n337 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_10_/D (DFCNQD1)                        0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_10_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U226/ZN (AOI22D0)                                  0.101     0.077      0.829 f
  fifo_core_2_1/n109 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U87/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n338 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_9_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_9_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U86/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n172 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U83/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n339 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_8_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_8_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U82/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n167 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U79/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n340 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_7_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_7_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U78/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n238 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U75/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n341 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_6_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_6_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U74/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n144 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U72/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n342 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_5_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_5_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U68/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n99 (net)                       1        0.001               0.000      0.829 f
  fifo_core_2_1/U65/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n344 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_3_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_3_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U64/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n177 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U61/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n345 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_2_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_2_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U258/ZN (INVD2)                                    0.067     0.067      0.476 f
  fifo_core_2_1/n232 (net)                     25        0.020               0.000      0.476 f
  fifo_core_2_1/U55/ZN (NR2D0)                                     0.122     0.089      0.565 r
  fifo_core_2_1/n252 (net)                      3        0.003               0.000      0.565 r
  fifo_core_2_1/U231/ZN (INVD0)                                    0.069     0.071      0.636 f
  fifo_core_2_1/n81 (net)                       3        0.005               0.000      0.636 f
  fifo_core_2_1/U266/ZN (NR2D2)                                    0.177     0.116      0.752 r
  fifo_core_2_1/n166 (net)                     24        0.019               0.000      0.752 r
  fifo_core_2_1/U60/ZN (AOI22D0)                                   0.101     0.077      0.829 f
  fifo_core_2_1/n228 (net)                      1        0.001               0.000      0.829 f
  fifo_core_2_1/U58/ZN (ND4D0)                                     0.057     0.059      0.888 r
  fifo_core_2_1/n346 (net)                      1        0.001               0.000      0.888 r
  fifo_core_2_1/rd_data_reg_1_/D (DFCNQD1)                         0.057     0.000      0.888 r
  data arrival time                                                                     0.888

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_1_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.888
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U275/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n128 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U49/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n132 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U135/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n325 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_22_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_22_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U276/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n133 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U48/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n137 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U131/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n326 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_21_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_21_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U268/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n91 (net)                       1        0.001               0.000      0.810 r
  fifo_core_2_1/U28/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n96 (net)                       1        0.001               0.000      0.841 f
  fifo_core_2_1/U128/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n327 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_20_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_20_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U264/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n75 (net)                       1        0.001               0.000      0.810 r
  fifo_core_2_1/U27/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n85 (net)                       1        0.001               0.000      0.841 f
  fifo_core_2_1/U233/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n328 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_19_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_19_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U267/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n86 (net)                       1        0.001               0.000      0.810 r
  fifo_core_2_1/U47/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n90 (net)                       1        0.001               0.000      0.841 f
  fifo_core_2_1/U121/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n329 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_18_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_18_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U277/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n138 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U46/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n142 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U117/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n330 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_17_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_17_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U273/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n118 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U26/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n122 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U114/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n331 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_16_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_16_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U272/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n113 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U45/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n117 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U110/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n332 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_15_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_15_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U287/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n221 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U44/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n226 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U106/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n333 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_14_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_14_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U285/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n211 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U43/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n215 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U102/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n334 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_13_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_13_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U284/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n182 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U227/ZN (AOI21D0)                                  0.069     0.031      0.841 f
  fifo_core_2_1/n210 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U98/ZN (ND4D0)                                     0.057     0.045      0.886 r
  fifo_core_2_1/n335 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_12_/D (DFCNQD1)                        0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_12_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_2_1/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_2_1/rd_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_2_1/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_2_1/U254/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_2_1/n66 (net)                       3        0.003               0.000      0.247 f
  fifo_core_2_1/U256/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_2_1/n64 (net)                       1        0.001               0.000      0.291 r
  fifo_core_2_1/U20/ZN (OAI21D0)                                   0.047     0.042      0.333 f
  fifo_core_2_1/n69 (net)                       1        0.001               0.000      0.333 f
  fifo_core_2_1/U52/ZN (AOI31D1)                                   0.119     0.076      0.409 r
  fifo_core_2_1/n253 (net)                      3        0.004               0.000      0.409 r
  fifo_core_2_1/U13/ZN (CKND2D1)                                   0.071     0.068      0.477 f
  fifo_core_2_1/n79 (net)                       4        0.005               0.000      0.477 f
  fifo_core_2_1/U263/ZN (NR2D1)                                    0.345     0.208      0.685 r
  fifo_core_2_1/n233 (net)                     24        0.019               0.000      0.685 r
  fifo_core_2_1/U270/Z (AO22D0)                                    0.049     0.124      0.810 r
  fifo_core_2_1/n103 (net)                      1        0.001               0.000      0.810 r
  fifo_core_2_1/U23/ZN (AOI21D0)                                   0.069     0.031      0.841 f
  fifo_core_2_1/n107 (net)                      1        0.001               0.000      0.841 f
  fifo_core_2_1/U232/ZN (ND4D0)                                    0.057     0.045      0.886 r
  fifo_core_2_1/n343 (net)                      1        0.001               0.000      0.886 r
  fifo_core_2_1/rd_data_reg_4_/D (DFCNQD1)                         0.057     0.000      0.886 r
  data arrival time                                                                     0.886

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/rd_data_reg_4_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.020


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U175/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n280 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__0_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__0_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U174/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n279 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__1_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__1_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U173/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n278 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__2_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__2_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U172/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n277 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__3_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__3_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U171/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n276 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__4_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__4_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U170/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n275 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__5_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__5_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U169/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n274 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__6_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__6_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U168/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n273 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__7_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__7_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U167/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n272 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__8_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__8_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U166/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n271 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__9_/D (DFQD1)                            0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__9_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U165/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n270 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__10_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__10_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U164/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n269 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__11_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__11_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U163/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n268 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__12_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__12_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U162/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n267 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__13_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__13_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U214/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n266 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__14_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__14_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U161/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n265 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__15_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__15_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U160/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n264 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__16_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__16_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U159/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n263 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__17_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__17_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U158/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n262 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__18_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__18_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U157/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n261 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__19_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__19_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U156/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n260 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__20_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__20_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U155/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n259 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__21_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__21_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_2__22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.161     0.229      0.229 r
  fifo_core_1_2/wr_ptr[2] (net)                10        0.017               0.000      0.229 r
  fifo_core_1_2/U220/ZN (INVD1)                                    0.061     0.059      0.288 f
  fifo_core_1_2/n232 (net)                      6        0.005               0.000      0.288 f
  fifo_core_1_2/U221/ZN (AOI221D0)                                 0.161     0.146      0.435 r
  fifo_core_1_2/n35 (net)                       1        0.001               0.000      0.435 r
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.057     0.055      0.489 f
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.489 f
  fifo_core_1_2/U224/Z (OA21D1)                                    0.054     0.090      0.580 f
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.580 f
  fifo_core_1_2/U56/ZN (CKND2D0)                                   0.064     0.052      0.632 r
  fifo_core_1_2/n57 (net)                       2        0.002               0.000      0.632 r
  fifo_core_1_2/U266/ZN (NR4D0)                                    0.056     0.037      0.669 f
  fifo_core_1_2/n58 (net)                       1        0.001               0.000      0.669 f
  fifo_core_1_2/U204/Z (BUFFD2)                                    0.112     0.107      0.776 f
  fifo_core_1_2/n293 (net)                     24        0.041               0.000      0.776 f
  fifo_core_1_2/U154/Z (MUX2D0)                                    0.043     0.116      0.892 r
  fifo_core_1_2/n258 (net)                      1        0.001               0.000      0.892 r
  fifo_core_1_2/mem_reg_2__22_/D (DFQD1)                           0.043     0.000      0.892 r
  data arrival time                                                                     0.892

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_2__22_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.892
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.023


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U236/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n291 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__2_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__2_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U235/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n290 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__3_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__3_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U238/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n289 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__4_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__4_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U239/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n288 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__5_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__5_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U240/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n287 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__6_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__6_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U241/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n286 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__7_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__7_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U237/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n256 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__8_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__8_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U228/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n255 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__9_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__9_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U229/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n254 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__10_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__10_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U227/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n253 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__11_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__11_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U192/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n19 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__12_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__12_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U193/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n20 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__13_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__13_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U194/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n21 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__14_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__14_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U195/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n22 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__15_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__15_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U196/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n23 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__16_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__16_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U197/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n24 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__17_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__17_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U198/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n25 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__18_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__18_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U199/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n26 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__19_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__19_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U200/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n27 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__20_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__20_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U201/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n28 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__21_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__21_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U202/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n29 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__22_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__22_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__23_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U203/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n30 (net)                       1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__23_/D (DFQD1)                           0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__23_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U22/ZN (NR2D1)                                     0.065     0.064      0.631 r
  fifo_core_1_2/n41 (net)                       2        0.002               0.000      0.631 r
  fifo_core_1_2/U16/Z (AN2D2)                                      0.129     0.123      0.755 r
  fifo_core_1_2/n225 (net)                     24        0.028               0.000      0.755 r
  fifo_core_1_2/U3/ZN (INVD3)                                      0.058     0.057      0.812 f
  fifo_core_1_2/n143 (net)                     24        0.020               0.000      0.812 f
  fifo_core_1_2/U295/Z (OA22D0)                                    0.043     0.094      0.907 f
  fifo_core_1_2/n292 (net)                      1        0.001               0.000      0.907 f
  fifo_core_1_2/mem_reg_4__1_/D (DFQD1)                            0.043     0.000      0.907 f
  data arrival time                                                                     0.907

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_4__1_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.019      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.024


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U181/ZN (NR3D2)                                    0.319     0.217      0.784 r
  fifo_core_1_2/n7 (net)                       24        0.043               0.000      0.784 r
  fifo_core_1_2/mem_reg_0__1_/E (EDFQD1)                           0.319     0.000      0.784 r
  data arrival time                                                                     0.784

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_0__1_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.140      0.810
  data required time                                                                    0.810
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.810
  data arrival time                                                                    -0.784
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.026


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U181/ZN (NR3D2)                                    0.319     0.217      0.784 r
  fifo_core_1_2/n7 (net)                       24        0.043               0.000      0.784 r
  fifo_core_1_2/mem_reg_0__2_/E (EDFQD1)                           0.319     0.000      0.784 r
  data arrival time                                                                     0.784

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_0__2_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.140      0.810
  data required time                                                                    0.810
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.810
  data arrival time                                                                    -0.784
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.026


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U181/ZN (NR3D2)                                    0.319     0.217      0.784 r
  fifo_core_1_2/n7 (net)                       24        0.043               0.000      0.784 r
  fifo_core_1_2/mem_reg_0__3_/E (EDFQD1)                           0.319     0.000      0.784 r
  data arrival time                                                                     0.784

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_0__3_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.140      0.810
  data required time                                                                    0.810
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.810
  data arrival time                                                                    -0.784
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.026


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U181/ZN (NR3D2)                                    0.319     0.217      0.784 r
  fifo_core_1_2/n7 (net)                       24        0.043               0.000      0.784 r
  fifo_core_1_2/mem_reg_0__4_/E (EDFQD1)                           0.319     0.000      0.784 r
  data arrival time                                                                     0.784

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_0__4_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.140      0.810
  data required time                                                                    0.810
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.810
  data arrival time                                                                    -0.784
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.026


  Startpoint: fifo_core_1_2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: fifo_core_1_2/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_reg_0_/Q (DFCNQD1)                          0.099     0.181      0.181 r
  fifo_core_1_2/wr_ptr[0] (net)                 7        0.010               0.000      0.181 r
  fifo_core_1_2/U23/ZN (INVD2)                                     0.038     0.038      0.219 f
  fifo_core_1_2/n53 (net)                       5        0.007               0.000      0.219 f
  fifo_core_1_2/U217/ZN (MUX2ND0)                                  0.100     0.075      0.294 r
  fifo_core_1_2/n33 (net)                       3        0.002               0.000      0.294 r
  fifo_core_1_2/U219/ZN (AOI221D0)                                 0.065     0.057      0.350 f
  fifo_core_1_2/n36 (net)                       1        0.001               0.000      0.350 f
  fifo_core_1_2/U223/ZN (MUX2ND0)                                  0.067     0.063      0.414 r
  fifo_core_1_2/n37 (net)                       1        0.001               0.000      0.414 r
  fifo_core_1_2/U224/Z (OA21D1)                                    0.074     0.088      0.502 r
  fifo_core_1_2/N22 (net)                       6        0.007               0.000      0.502 r
  fifo_core_1_2/U57/ZN (ND3D2)                                     0.109     0.066      0.568 f
  fifo_core_1_2/n39 (net)                       3        0.008               0.000      0.568 f
  fifo_core_1_2/U181/ZN (NR3D2)                                    0.319     0.217      0.784 r
  fifo_core_1_2/n7 (net)                       24        0.043               0.000      0.784 r
  fifo_core_1_2/mem_reg_0__0_/E (EDFQD1)                           0.319     0.000      0.784 r
  data arrival time                                                                     0.784

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/mem_reg_0__0_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.140      0.810
  data required time                                                                    0.810
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.810
  data arrival time                                                                    -0.784
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.026


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U26/ZN (CKND2D0)                                   0.101     0.089      0.491 f
  fifo_core_1_2/n63 (net)                       4        0.004               0.000      0.491 f
  fifo_core_1_2/U267/ZN (NR2D1)                                    0.345     0.215      0.707 r
  fifo_core_1_2/n212 (net)                     24        0.019               0.000      0.707 r
  fifo_core_1_2/U270/Z (AO22D0)                                    0.049     0.124      0.831 r
  fifo_core_1_2/n70 (net)                       1        0.001               0.000      0.831 r
  fifo_core_1_2/U149/ZN (AOI21D0)                                  0.063     0.031      0.862 f
  fifo_core_1_2/n74 (net)                       1        0.001               0.000      0.862 f
  fifo_core_1_2/U146/ZN (ND4D0)                                    0.058     0.044      0.906 r
  fifo_core_1_2/n208 (net)                      1        0.001               0.000      0.906 r
  fifo_core_1_2/rd_data_reg_23_/D (DFCNQD1)                        0.058     0.000      0.906 r
  data arrival time                                                                     0.906

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_23_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.906
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U177/Z (OA22D0)                                    0.041     0.121      0.915 r
  fifo_core_2_1/n8 (net)                        1        0.001               0.000      0.915 r
  fifo_core_2_1/mem_reg_5__0_/D (DFQD1)                            0.041     0.000      0.915 r
  data arrival time                                                                     0.915

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__0_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.915
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U151/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n184 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U150/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n209 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_0_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_0_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U210/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n77 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U143/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n207 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_22_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_22_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U140/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n83 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U139/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n206 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_21_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_21_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U136/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n109 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U213/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n205 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_20_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_20_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U133/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n114 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U132/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n204 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_19_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_19_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U129/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n67 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U128/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n203 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_18_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_18_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U125/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n99 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U124/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n202 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_17_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_17_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U121/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n139 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U120/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n201 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_16_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_16_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U117/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n88 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U116/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n200 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_15_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_15_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U114/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n218 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U113/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n199 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_14_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_14_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U110/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n179 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U109/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n198 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_13_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_13_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U106/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n147 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U105/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n197 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_12_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_12_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U103/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n104 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U102/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n196 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_11_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_11_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U99/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n134 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U98/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n195 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_10_/D (DFCNQD1)                        0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_10_/CP (DFCNQD1)                                 0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U95/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n94 (net)                       1        0.001               0.000      0.843 f
  fifo_core_1_2/U94/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n194 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_9_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_9_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U91/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n173 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U90/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n193 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_8_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_8_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U206/ZN (AOI22D0)                                  0.114     0.084      0.843 f
  fifo_core_1_2/n168 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U87/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n192 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_7_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_7_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U84/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n153 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U83/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n191 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_6_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_6_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U80/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n129 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U212/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n190 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_5_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_5_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U77/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n124 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U76/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n189 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_4_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_4_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U73/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n119 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U72/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n188 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_3_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_3_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U69/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n158 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U68/ZN (ND4D0)                                     0.058     0.061      0.904 r
  fifo_core_1_2/n187 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_2_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_2_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_1_2/wr_ptr_sync_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_1_2/rd_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_1_2/wr_ptr_sync_reg_0_/CP (DFCNQD1)                    0.000     0.000      0.000 r
  fifo_core_1_2/wr_ptr_sync_reg_0_/Q (DFCNQD1)                     0.022     0.146      0.146 f
  fifo_core_1_2/wr_ptr_sync[0] (net)            1        0.001               0.000      0.146 f
  fifo_core_1_2/U257/ZN (XNR2D1)                                   0.043     0.101      0.247 f
  fifo_core_1_2/n48 (net)                       3        0.003               0.000      0.247 f
  fifo_core_1_2/U258/ZN (MUX2ND0)                                  0.058     0.043      0.291 r
  fifo_core_1_2/n43 (net)                       1        0.001               0.000      0.291 r
  fifo_core_1_2/U62/ZN (OAI21D0)                                   0.049     0.043      0.334 f
  fifo_core_1_2/n52 (net)                       1        0.001               0.000      0.334 f
  fifo_core_1_2/U60/ZN (AOI31D1)                                   0.113     0.069      0.402 r
  fifo_core_1_2/n229 (net)                      3        0.004               0.000      0.402 r
  fifo_core_1_2/U262/ZN (INVD2)                                    0.067     0.066      0.469 f
  fifo_core_1_2/n211 (net)                     25        0.020               0.000      0.469 f
  fifo_core_1_2/U63/ZN (NR2D1)                                     0.070     0.057      0.526 r
  fifo_core_1_2/n228 (net)                      3        0.003               0.000      0.526 r
  fifo_core_1_2/U25/ZN (INVD1)                                     0.034     0.035      0.561 f
  fifo_core_1_2/n65 (net)                       3        0.004               0.000      0.561 f
  fifo_core_1_2/U5/ZN (NR2XD0)                                     0.343     0.198      0.759 r
  fifo_core_1_2/n9 (net)                       24        0.019               0.000      0.759 r
  fifo_core_1_2/U65/ZN (AOI22D0)                                   0.114     0.084      0.843 f
  fifo_core_1_2/n163 (net)                      1        0.001               0.000      0.843 f
  fifo_core_1_2/U211/ZN (ND4D0)                                    0.058     0.061      0.904 r
  fifo_core_1_2/n186 (net)                      1        0.001               0.000      0.904 r
  fifo_core_1_2/rd_data_reg_1_/D (DFCNQD1)                         0.058     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_1_2/rd_data_reg_1_/CP (DFCNQD1)                                  0.000      0.950 r
  library setup time                                                        -0.044      0.906
  data required time                                                                    0.906
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.906
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U178/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n9 (net)                        1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__1_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__1_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U179/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n10 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__2_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__2_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U180/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n11 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__3_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__3_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U181/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n12 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__4_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__4_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U182/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n13 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__5_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__5_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U183/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n14 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__6_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__6_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U184/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n15 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__7_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__7_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U185/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n16 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__8_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__8_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U186/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n17 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__9_/D (DFQD1)                            0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__9_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U187/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n18 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__10_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__10_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U188/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n19 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__11_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__11_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U189/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n20 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__12_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__12_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U190/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n21 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__13_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__13_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U191/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n22 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__14_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__14_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U192/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n23 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__15_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__15_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U193/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n24 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__16_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__16_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U194/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n25 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__17_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__17_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U195/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n26 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__18_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__18_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U196/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n27 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__19_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__19_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U197/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n28 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__20_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__20_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U198/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n29 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__21_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__21_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U199/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n30 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__22_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__22_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_5__23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U175/ZN (CKND2D0)                                  0.064     0.056      0.657 f
  fifo_core_2_1/n162 (net)                      2        0.002               0.000      0.657 f
  fifo_core_2_1/U3/ZN (INVD1)                                      0.224     0.137      0.794 r
  fifo_core_2_1/n163 (net)                     24        0.026               0.000      0.794 r
  fifo_core_2_1/U200/Z (OA22D0)                                    0.042     0.118      0.912 r
  fifo_core_2_1/n31 (net)                       1        0.001               0.000      0.912 r
  fifo_core_2_1/mem_reg_5__23_/D (DFQD1)                           0.042     0.000      0.912 r
  data arrival time                                                                     0.912

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_5__23_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U57/Z (MUX2D0)                                     0.042     0.129      0.910 r
  fifo_core_2_1/n322 (net)                      1        0.001               0.000      0.910 r
  fifo_core_2_1/mem_reg_4__0_/D (DFQD1)                            0.042     0.000      0.910 r
  data arrival time                                                                     0.910

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__0_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U209/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n40 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__12_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__12_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U210/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n41 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__13_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__13_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U211/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n42 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__14_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__14_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U212/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n43 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__15_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__15_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U213/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n44 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__16_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__16_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U214/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n45 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__17_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__17_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U215/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n46 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__18_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__18_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U216/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n47 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__19_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__19_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U217/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n48 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__20_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__20_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U218/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n49 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__21_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__21_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U219/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n50 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__22_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__22_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U220/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n51 (net)                       1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__23_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__23_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U247/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n291 (net)                      1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__9_/D (DFQD1)                            0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__9_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U248/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n290 (net)                      1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__10_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__10_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.101     0.060      0.542 f
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.542 f
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.059     0.059      0.601 r
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.601 r
  fifo_core_2_1/U18/Z (AN2D2)                                      0.059     0.083      0.684 r
  fifo_core_2_1/n74 (net)                      10        0.011               0.000      0.684 r
  fifo_core_2_1/U223/Z (CKBD1)                                     0.146     0.110      0.793 r
  fifo_core_2_1/n242 (net)                     15        0.016               0.000      0.793 r
  fifo_core_2_1/U249/Z (OA22D0)                                    0.041     0.105      0.899 r
  fifo_core_2_1/n289 (net)                      1        0.001               0.000      0.899 r
  fifo_core_2_1/mem_reg_4__11_/D (DFQD1)                           0.041     0.000      0.899 r
  data arrival time                                                                     0.899

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__11_/CP (DFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.899
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__0_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__0_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__1_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__1_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__2_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__2_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__3_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__3_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__4_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__4_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__5_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__5_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__6_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__6_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__7_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__7_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__8_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__8_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__9_/E (EDFQD1)                           0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__9_/CP (EDFQD1)                                    0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__10_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__10_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__11_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__11_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__12_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__12_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__13_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__13_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__14_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__14_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__15_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__15_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__16_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__16_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__17_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__17_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__18_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__18_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__19_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__19_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__20_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__20_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__21_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__21_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__22_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__22_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_7__23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U12/ZN (ND2D0)                                     0.105     0.081      0.563 f
  fifo_core_2_1/n251 (net)                      2        0.004               0.000      0.563 f
  fifo_core_2_1/U259/ZN (INVD1)                                    0.043     0.039      0.602 r
  fifo_core_2_1/n250 (net)                      2        0.002               0.000      0.602 r
  fifo_core_2_1/U294/ZN (ND2D1)                                    0.087     0.061      0.664 f
  fifo_core_2_1/n256 (net)                      2        0.007               0.000      0.664 f
  fifo_core_2_1/U295/ZN (NR2D4)                                    0.202     0.138      0.802 r
  fifo_core_2_1/n350 (net)                     24        0.043               0.000      0.802 r
  fifo_core_2_1/mem_reg_7__23_/E (EDFQD1)                          0.202     0.000      0.802 r
  data arrival time                                                                     0.802

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_7__23_/CP (EDFQD1)                                   0.000      0.950 r
  library setup time                                                        -0.123      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.025


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U201/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n32 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__1_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__1_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U202/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n33 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__2_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__2_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U203/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n34 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__3_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__3_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U204/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n35 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__4_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__4_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U205/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n36 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__5_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__5_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U206/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n37 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__6_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__6_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U207/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n38 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__7_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__7_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_2_/CP (EDFCNQD1)                        0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_2_/Q (EDFCNQD1)                         0.124     0.208      0.208 r
  fifo_core_2_1/wr_ptr[2] (net)                10        0.012               0.000      0.208 r
  fifo_core_2_1/U241/ZN (INVD1)                                    0.052     0.053      0.261 f
  fifo_core_2_1/n255 (net)                      6        0.005               0.000      0.261 f
  fifo_core_2_1/U242/ZN (AOI221D0)                                 0.161     0.144      0.405 r
  fifo_core_2_1/n56 (net)                       1        0.001               0.000      0.405 r
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.057     0.055      0.460 f
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.460 f
  fifo_core_2_1/U56/Z (OA21D1)                                     0.048     0.086      0.546 f
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.546 f
  fifo_core_2_1/U4/ZN (ND3D1)                                      0.100     0.038      0.583 r
  fifo_core_2_1/n245 (net)                      3        0.003               0.000      0.583 r
  fifo_core_2_1/U10/ZN (NR2D1)                                     0.035     0.036      0.619 f
  fifo_core_2_1/n161 (net)                      2        0.002               0.000      0.619 f
  fifo_core_2_1/U18/Z (AN2D2)                                      0.037     0.058      0.677 f
  fifo_core_2_1/n74 (net)                      10        0.010               0.000      0.677 f
  fifo_core_2_1/U35/ZN (INVD1)                                     0.175     0.104      0.781 r
  fifo_core_2_1/n243 (net)                     24        0.020               0.000      0.781 r
  fifo_core_2_1/U208/Z (OA22D0)                                    0.041     0.102      0.883 r
  fifo_core_2_1/n39 (net)                       1        0.001               0.000      0.883 r
  fifo_core_2_1/mem_reg_4__8_/D (DFQD1)                            0.041     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_4__8_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U33/ZN (CKND2D0)                                   0.060     0.054      0.536 f
  fifo_core_2_1/n248 (net)                      2        0.002               0.000      0.536 f
  fifo_core_2_1/U261/ZN (NR4D8)                                    0.058     0.228      0.764 r
  fifo_core_2_1/n348 (net)                     24        0.041               0.000      0.764 r
  fifo_core_2_1/U167/Z (MUX2D0)                                    0.039     0.104      0.868 r
  fifo_core_2_1/n299 (net)                      1        0.001               0.000      0.868 r
  fifo_core_2_1/mem_reg_2__0_/D (DFQD1)                            0.039     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_2__0_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.049


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U33/ZN (CKND2D0)                                   0.060     0.054      0.536 f
  fifo_core_2_1/n248 (net)                      2        0.002               0.000      0.536 f
  fifo_core_2_1/U261/ZN (NR4D8)                                    0.058     0.228      0.764 r
  fifo_core_2_1/n348 (net)                     24        0.041               0.000      0.764 r
  fifo_core_2_1/U166/Z (MUX2D0)                                    0.039     0.104      0.868 r
  fifo_core_2_1/n300 (net)                      1        0.001               0.000      0.868 r
  fifo_core_2_1/mem_reg_2__1_/D (DFQD1)                            0.039     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_2__1_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.049


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U33/ZN (CKND2D0)                                   0.060     0.054      0.536 f
  fifo_core_2_1/n248 (net)                      2        0.002               0.000      0.536 f
  fifo_core_2_1/U261/ZN (NR4D8)                                    0.058     0.228      0.764 r
  fifo_core_2_1/n348 (net)                     24        0.041               0.000      0.764 r
  fifo_core_2_1/U165/Z (MUX2D0)                                    0.039     0.104      0.868 r
  fifo_core_2_1/n301 (net)                      1        0.001               0.000      0.868 r
  fifo_core_2_1/mem_reg_2__2_/D (DFQD1)                            0.039     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_2__2_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.049


  Startpoint: fifo_core_2_1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: fifo_core_2_1/mem_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo_0       ZeroWireload          tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  async_fifo_1       ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_core_2_1/wr_ptr_reg_0_/CP (DFCNQD1)                         0.000     0.000      0.000 r
  fifo_core_2_1/wr_ptr_reg_0_/Q (DFCNQD1)                          0.069     0.163      0.163 r
  fifo_core_2_1/wr_ptr[0] (net)                 7        0.007               0.000      0.163 r
  fifo_core_2_1/U237/ZN (INVD1)                                    0.036     0.038      0.201 f
  fifo_core_2_1/n246 (net)                      5        0.005               0.000      0.201 f
  fifo_core_2_1/U238/ZN (MUX2ND0)                                  0.100     0.074      0.276 r
  fifo_core_2_1/n54 (net)                       3        0.002               0.000      0.276 r
  fifo_core_2_1/U240/ZN (AOI221D0)                                 0.079     0.057      0.332 f
  fifo_core_2_1/n57 (net)                       1        0.001               0.000      0.332 f
  fifo_core_2_1/U244/ZN (MUX2ND0)                                  0.067     0.067      0.399 r
  fifo_core_2_1/n58 (net)                       1        0.001               0.000      0.399 r
  fifo_core_2_1/U56/Z (OA21D1)                                     0.064     0.083      0.482 r
  fifo_core_2_1/N22 (net)                       6        0.006               0.000      0.482 r
  fifo_core_2_1/U33/ZN (CKND2D0)                                   0.060     0.054      0.536 f
  fifo_core_2_1/n248 (net)                      2        0.002               0.000      0.536 f
  fifo_core_2_1/U261/ZN (NR4D8)                                    0.058     0.228      0.764 r
  fifo_core_2_1/n348 (net)                     24        0.041               0.000      0.764 r
  fifo_core_2_1/U164/Z (MUX2D0)                                    0.039     0.104      0.868 r
  fifo_core_2_1/n302 (net)                      1        0.001               0.000      0.868 r
  fifo_core_2_1/mem_reg_2__3_/D (DFQD1)                            0.039     0.000      0.868 r
  data arrival time                                                                     0.868

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  clock uncertainty                                                         -0.050      0.950
  fifo_core_2_1/mem_reg_2__3_/CP (DFQD1)                                     0.000      0.950 r
  library setup time                                                        -0.034      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.868
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.049


1
