<stg><name>PixelStream2AXIBursts_Pipeline_pixels2bytes</name>


<trans_list>

<trans id="519" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pixel_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixel_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %cmp17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_i

]]></Node>
<StgValue><ssdm name="cmp17_i_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %sext_ln86_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sext_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp17_1_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_1_i

]]></Node>
<StgValue><ssdm name="cmp17_1_i_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp17_2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_2_i

]]></Node>
<StgValue><ssdm name="cmp17_2_i_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp17_3_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_3_i

]]></Node>
<StgValue><ssdm name="cmp17_3_i_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp17_4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_4_i

]]></Node>
<StgValue><ssdm name="cmp17_4_i_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp17_5_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_5_i

]]></Node>
<StgValue><ssdm name="cmp17_5_i_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp17_6_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_6_i

]]></Node>
<StgValue><ssdm name="cmp17_6_i_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp17_7_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_7_i

]]></Node>
<StgValue><ssdm name="cmp17_7_i_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp17_8_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_8_i

]]></Node>
<StgValue><ssdm name="cmp17_8_i_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp17_9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_9_i

]]></Node>
<StgValue><ssdm name="cmp17_9_i_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %cmp17_10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_10_i

]]></Node>
<StgValue><ssdm name="cmp17_10_i_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %cmp17_11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_11_i

]]></Node>
<StgValue><ssdm name="cmp17_11_i_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %cmp17_12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_12_i

]]></Node>
<StgValue><ssdm name="cmp17_12_i_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %cmp17_13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_13_i

]]></Node>
<StgValue><ssdm name="cmp17_13_i_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp17_14_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_14_i

]]></Node>
<StgValue><ssdm name="cmp17_14_i_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %cmp17_15_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_15_i

]]></Node>
<StgValue><ssdm name="cmp17_15_i_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %cmp17_16_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_16_i

]]></Node>
<StgValue><ssdm name="cmp17_16_i_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %cmp17_17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_17_i

]]></Node>
<StgValue><ssdm name="cmp17_17_i_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %cmp17_18_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_18_i

]]></Node>
<StgValue><ssdm name="cmp17_18_i_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %cmp17_19_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_19_i

]]></Node>
<StgValue><ssdm name="cmp17_19_i_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %cmp17_20_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_20_i

]]></Node>
<StgValue><ssdm name="cmp17_20_i_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %cmp17_21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_21_i

]]></Node>
<StgValue><ssdm name="cmp17_21_i_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %cmp17_22_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_22_i

]]></Node>
<StgValue><ssdm name="cmp17_22_i_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %cmp17_23_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_23_i

]]></Node>
<StgValue><ssdm name="cmp17_23_i_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %cmp17_24_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_24_i

]]></Node>
<StgValue><ssdm name="cmp17_24_i_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %cmp17_25_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_25_i

]]></Node>
<StgValue><ssdm name="cmp17_25_i_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %cmp17_26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_26_i

]]></Node>
<StgValue><ssdm name="cmp17_26_i_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %cmp17_27_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_27_i

]]></Node>
<StgValue><ssdm name="cmp17_27_i_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %cmp17_28_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_28_i

]]></Node>
<StgValue><ssdm name="cmp17_28_i_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %cmp17_29_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_29_i

]]></Node>
<StgValue><ssdm name="cmp17_29_i_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:33 %cmp17_30_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_30_i

]]></Node>
<StgValue><ssdm name="cmp17_30_i_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:34 %icmp_ln80_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="icmp_ln80_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:35 %loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %pixel_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixel

]]></Node>
<StgValue><ssdm name="pixel_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:37 %sext_ln86_cast = sext i12 %sext_ln86_read

]]></Node>
<StgValue><ssdm name="sext_ln86_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i8 %pixel_read, i8 %pixel_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body14.i:0 %x_1 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.i:2 %icmp_ln91 = icmp_eq  i12 %x_1, i12 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.i:5 %br_ln91 = br i1 %icmp_ln91, void %for.body14.split.i, void %bytes2aximm.loopexit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12">
<![CDATA[
for.body14.split.i:1 %zext_ln91_1 = zext i12 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body14.split.i:4 %cmp16_i = icmp_slt  i13 %zext_ln91_1, i13 %sext_ln86_cast

]]></Node>
<StgValue><ssdm name="cmp16_i"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body14.split.i:5 %or_ln96 = or i1 %cmp16_i, i1 %cmp17_i_read

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:0 %pixel_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln96 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i:1 %or_ln96_1 = or i1 %cmp16_i, i1 %cmp17_1_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:1 %pixel_2 = load i8 %pixel_1

]]></Node>
<StgValue><ssdm name="pixel_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body14.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.i:4 %add_ln91 = add i12 %x_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.split.i:6 %br_ln96 = br i1 %or_ln96, void %for.inc.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.1.i:0 %pixel_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.then.1.i:1 %br_ln96 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1.i:1 %or_ln96_2 = or i1 %cmp16_i, i1 %cmp17_2_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.31.i:5 %store_ln91 = store i12 %add_ln91, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bytes2aximm.loopexit.i.exitStub:0 %store_ln0 = store i8 %pixel_2, i8 %pixel_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0">
<![CDATA[
bytes2aximm.loopexit.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.i:0 %pixel_3 = phi i8 %pixel_4, void %if.then.i, i8 %pixel_2, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pixel_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:2 %br_ln96 = br i1 %or_ln96_1, void %for.inc.1.i, void %if.then.1.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.2.i:0 %pixel_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_8"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
if.then.2.i:1 %br_ln96 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2.i:1 %or_ln96_3 = or i1 %cmp16_i, i1 %cmp17_3_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1.i:0 %pixel_5 = phi i8 %pixel_6, void %if.then.1.i, i8 %pixel_3, void %for.inc.i

]]></Node>
<StgValue><ssdm name="pixel_5"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.i:2 %br_ln96 = br i1 %or_ln96_2, void %for.inc.2.i, void %if.then.2.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.3.i:0 %pixel_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_10"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then.3.i:1 %br_ln96 = br void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.3.i:1 %or_ln96_4 = or i1 %cmp16_i, i1 %cmp17_4_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2.i:0 %pixel_7 = phi i8 %pixel_8, void %if.then.2.i, i8 %pixel_5, void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="pixel_7"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.i:2 %br_ln96 = br i1 %or_ln96_3, void %for.inc.3.i, void %if.then.3.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.4.i:0 %pixel_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_12"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then.4.i:1 %br_ln96 = br void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.4.i:1 %or_ln96_5 = or i1 %cmp16_i, i1 %cmp17_5_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3.i:0 %pixel_9 = phi i8 %pixel_10, void %if.then.3.i, i8 %pixel_7, void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="pixel_9"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3.i:2 %br_ln96 = br i1 %or_ln96_4, void %for.inc.4.i, void %if.then.4.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then.5.i:0 %pixel_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_14"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then.5.i:1 %br_ln96 = br void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.5.i:1 %or_ln96_6 = or i1 %cmp16_i, i1 %cmp17_6_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4.i:0 %pixel_11 = phi i8 %pixel_12, void %if.then.4.i, i8 %pixel_9, void %for.inc.3.i

]]></Node>
<StgValue><ssdm name="pixel_11"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4.i:2 %br_ln96 = br i1 %or_ln96_5, void %for.inc.5.i, void %if.then.5.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then.6.i:0 %pixel_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_16"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
if.then.6.i:1 %br_ln96 = br void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.6.i:1 %or_ln96_7 = or i1 %cmp16_i, i1 %cmp17_7_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5.i:0 %pixel_13 = phi i8 %pixel_14, void %if.then.5.i, i8 %pixel_11, void %for.inc.4.i

]]></Node>
<StgValue><ssdm name="pixel_13"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5.i:2 %br_ln96 = br i1 %or_ln96_6, void %for.inc.6.i, void %if.then.6.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.7.i:0 %pixel_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_18"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.then.7.i:1 %br_ln96 = br void %for.inc.7.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7.i:1 %or_ln96_8 = or i1 %cmp16_i, i1 %cmp17_8_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6.i:0 %pixel_15 = phi i8 %pixel_16, void %if.then.6.i, i8 %pixel_13, void %for.inc.5.i

]]></Node>
<StgValue><ssdm name="pixel_15"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6.i:2 %br_ln96 = br i1 %or_ln96_7, void %for.inc.7.i, void %if.then.7.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then.8.i:0 %pixel_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_20"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
if.then.8.i:1 %br_ln96 = br void %for.inc.8.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.8.i:1 %or_ln96_9 = or i1 %cmp16_i, i1 %cmp17_9_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7.i:0 %pixel_17 = phi i8 %pixel_18, void %if.then.7.i, i8 %pixel_15, void %for.inc.6.i

]]></Node>
<StgValue><ssdm name="pixel_17"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.7.i:2 %br_ln96 = br i1 %or_ln96_8, void %for.inc.8.i, void %if.then.8.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then.9.i:0 %pixel_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_22"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
if.then.9.i:1 %br_ln96 = br void %for.inc.9.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.9.i:1 %or_ln96_10 = or i1 %cmp16_i, i1 %cmp17_10_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.8.i:0 %pixel_19 = phi i8 %pixel_20, void %if.then.8.i, i8 %pixel_17, void %for.inc.7.i

]]></Node>
<StgValue><ssdm name="pixel_19"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.8.i:2 %br_ln96 = br i1 %or_ln96_9, void %for.inc.9.i, void %if.then.9.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then.10.i:0 %pixel_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_24"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
if.then.10.i:1 %br_ln96 = br void %for.inc.10.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.10.i:1 %or_ln96_11 = or i1 %cmp16_i, i1 %cmp17_11_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.9.i:0 %pixel_21 = phi i8 %pixel_22, void %if.then.9.i, i8 %pixel_19, void %for.inc.8.i

]]></Node>
<StgValue><ssdm name="pixel_21"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.9.i:2 %br_ln96 = br i1 %or_ln96_10, void %for.inc.10.i, void %if.then.10.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then.11.i:0 %pixel_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_26"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
if.then.11.i:1 %br_ln96 = br void %for.inc.11.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.11.i:1 %or_ln96_12 = or i1 %cmp16_i, i1 %cmp17_12_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.10.i:0 %pixel_23 = phi i8 %pixel_24, void %if.then.10.i, i8 %pixel_21, void %for.inc.9.i

]]></Node>
<StgValue><ssdm name="pixel_23"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.10.i:2 %br_ln96 = br i1 %or_ln96_11, void %for.inc.11.i, void %if.then.11.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then.12.i:0 %pixel_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_28"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
if.then.12.i:1 %br_ln96 = br void %for.inc.12.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.12.i:1 %or_ln96_13 = or i1 %cmp16_i, i1 %cmp17_13_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.11.i:0 %pixel_25 = phi i8 %pixel_26, void %if.then.11.i, i8 %pixel_23, void %for.inc.10.i

]]></Node>
<StgValue><ssdm name="pixel_25"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.11.i:2 %br_ln96 = br i1 %or_ln96_12, void %for.inc.12.i, void %if.then.12.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then.13.i:0 %pixel_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_30"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
if.then.13.i:1 %br_ln96 = br void %for.inc.13.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.13.i:1 %or_ln96_14 = or i1 %cmp16_i, i1 %cmp17_14_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.12.i:0 %pixel_27 = phi i8 %pixel_28, void %if.then.12.i, i8 %pixel_25, void %for.inc.11.i

]]></Node>
<StgValue><ssdm name="pixel_27"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.12.i:2 %br_ln96 = br i1 %or_ln96_13, void %for.inc.13.i, void %if.then.13.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then.14.i:0 %pixel_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_32"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
if.then.14.i:1 %br_ln96 = br void %for.inc.14.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.14.i:1 %or_ln96_15 = or i1 %cmp16_i, i1 %cmp17_15_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.13.i:0 %pixel_29 = phi i8 %pixel_30, void %if.then.13.i, i8 %pixel_27, void %for.inc.12.i

]]></Node>
<StgValue><ssdm name="pixel_29"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.13.i:2 %br_ln96 = br i1 %or_ln96_14, void %for.inc.14.i, void %if.then.14.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then.15.i:0 %pixel_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_34"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
if.then.15.i:1 %br_ln96 = br void %for.inc.15.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.15.i:1 %or_ln96_16 = or i1 %cmp16_i, i1 %cmp17_16_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.14.i:0 %pixel_31 = phi i8 %pixel_32, void %if.then.14.i, i8 %pixel_29, void %for.inc.13.i

]]></Node>
<StgValue><ssdm name="pixel_31"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.14.i:2 %br_ln96 = br i1 %or_ln96_15, void %for.inc.15.i, void %if.then.15.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.then.16.i:0 %pixel_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_36"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
if.then.16.i:1 %br_ln96 = br void %for.inc.16.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.16.i:1 %or_ln96_17 = or i1 %cmp16_i, i1 %cmp17_17_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.15.i:0 %pixel_33 = phi i8 %pixel_34, void %if.then.15.i, i8 %pixel_31, void %for.inc.14.i

]]></Node>
<StgValue><ssdm name="pixel_33"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.15.i:2 %br_ln96 = br i1 %or_ln96_16, void %for.inc.16.i, void %if.then.16.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then.17.i:0 %pixel_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_38"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
if.then.17.i:1 %br_ln96 = br void %for.inc.17.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.17.i:1 %or_ln96_18 = or i1 %cmp16_i, i1 %cmp17_18_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.16.i:0 %pixel_35 = phi i8 %pixel_36, void %if.then.16.i, i8 %pixel_33, void %for.inc.15.i

]]></Node>
<StgValue><ssdm name="pixel_35"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.16.i:2 %br_ln96 = br i1 %or_ln96_17, void %for.inc.17.i, void %if.then.17.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.then.18.i:0 %pixel_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_40"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
if.then.18.i:1 %br_ln96 = br void %for.inc.18.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.18.i:1 %or_ln96_19 = or i1 %cmp16_i, i1 %cmp17_19_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.17.i:0 %pixel_37 = phi i8 %pixel_38, void %if.then.17.i, i8 %pixel_35, void %for.inc.16.i

]]></Node>
<StgValue><ssdm name="pixel_37"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.17.i:2 %br_ln96 = br i1 %or_ln96_18, void %for.inc.18.i, void %if.then.18.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then.19.i:0 %pixel_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_42"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
if.then.19.i:1 %br_ln96 = br void %for.inc.19.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.19.i:1 %or_ln96_20 = or i1 %cmp16_i, i1 %cmp17_20_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_20"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.20.i:1 %or_ln96_21 = or i1 %cmp16_i, i1 %cmp17_21_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_21"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.21.i:1 %or_ln96_22 = or i1 %cmp16_i, i1 %cmp17_22_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_22"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.22.i:1 %or_ln96_23 = or i1 %cmp16_i, i1 %cmp17_23_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_23"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.23.i:1 %or_ln96_24 = or i1 %cmp16_i, i1 %cmp17_24_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_24"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.24.i:1 %or_ln96_25 = or i1 %cmp16_i, i1 %cmp17_25_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_25"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.25.i:1 %or_ln96_26 = or i1 %cmp16_i, i1 %cmp17_26_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_26"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.26.i:1 %or_ln96_27 = or i1 %cmp16_i, i1 %cmp17_27_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_27"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.27.i:1 %or_ln96_28 = or i1 %cmp16_i, i1 %cmp17_28_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_28"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.28.i:1 %or_ln96_29 = or i1 %cmp16_i, i1 %cmp17_29_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_29"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.29.i:1 %or_ln96_30 = or i1 %cmp16_i, i1 %cmp17_30_i_read

]]></Node>
<StgValue><ssdm name="or_ln96_30"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.30.i:1 %or_ln96_31 = or i1 %cmp16_i, i1 %icmp_ln80_read

]]></Node>
<StgValue><ssdm name="or_ln96_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.18.i:0 %pixel_39 = phi i8 %pixel_40, void %if.then.18.i, i8 %pixel_37, void %for.inc.17.i

]]></Node>
<StgValue><ssdm name="pixel_39"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.18.i:2 %br_ln96 = br i1 %or_ln96_19, void %for.inc.19.i, void %if.then.19.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.then.20.i:0 %pixel_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_44"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
if.then.20.i:1 %br_ln96 = br void %for.inc.20.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.19.i:0 %pixel_41 = phi i8 %pixel_42, void %if.then.19.i, i8 %pixel_39, void %for.inc.18.i

]]></Node>
<StgValue><ssdm name="pixel_41"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.19.i:2 %br_ln96 = br i1 %or_ln96_20, void %for.inc.20.i, void %if.then.20.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then.21.i:0 %pixel_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_46"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
if.then.21.i:1 %br_ln96 = br void %for.inc.21.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.20.i:0 %pixel_43 = phi i8 %pixel_44, void %if.then.20.i, i8 %pixel_41, void %for.inc.19.i

]]></Node>
<StgValue><ssdm name="pixel_43"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.20.i:2 %br_ln96 = br i1 %or_ln96_21, void %for.inc.21.i, void %if.then.21.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
if.then.22.i:0 %pixel_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_48"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
if.then.22.i:1 %br_ln96 = br void %for.inc.22.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.21.i:0 %pixel_45 = phi i8 %pixel_46, void %if.then.21.i, i8 %pixel_43, void %for.inc.20.i

]]></Node>
<StgValue><ssdm name="pixel_45"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.21.i:2 %br_ln96 = br i1 %or_ln96_22, void %for.inc.22.i, void %if.then.22.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then.23.i:0 %pixel_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_50"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
if.then.23.i:1 %br_ln96 = br void %for.inc.23.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.22.i:0 %pixel_47 = phi i8 %pixel_48, void %if.then.22.i, i8 %pixel_45, void %for.inc.21.i

]]></Node>
<StgValue><ssdm name="pixel_47"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.22.i:2 %br_ln96 = br i1 %or_ln96_23, void %for.inc.23.i, void %if.then.23.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.then.24.i:0 %pixel_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_52"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
if.then.24.i:1 %br_ln96 = br void %for.inc.24.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.23.i:0 %pixel_49 = phi i8 %pixel_50, void %if.then.23.i, i8 %pixel_47, void %for.inc.22.i

]]></Node>
<StgValue><ssdm name="pixel_49"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.23.i:2 %br_ln96 = br i1 %or_ln96_24, void %for.inc.24.i, void %if.then.24.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then.25.i:0 %pixel_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_54"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
if.then.25.i:1 %br_ln96 = br void %for.inc.25.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.24.i:0 %pixel_51 = phi i8 %pixel_52, void %if.then.24.i, i8 %pixel_49, void %for.inc.23.i

]]></Node>
<StgValue><ssdm name="pixel_51"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.24.i:2 %br_ln96 = br i1 %or_ln96_25, void %for.inc.25.i, void %if.then.25.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.then.26.i:0 %pixel_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_56"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
if.then.26.i:1 %br_ln96 = br void %for.inc.26.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.25.i:0 %pixel_53 = phi i8 %pixel_54, void %if.then.25.i, i8 %pixel_51, void %for.inc.24.i

]]></Node>
<StgValue><ssdm name="pixel_53"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.25.i:2 %br_ln96 = br i1 %or_ln96_26, void %for.inc.26.i, void %if.then.26.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then.27.i:0 %pixel_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_58"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
if.then.27.i:1 %br_ln96 = br void %for.inc.27.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.26.i:0 %pixel_55 = phi i8 %pixel_56, void %if.then.26.i, i8 %pixel_53, void %for.inc.25.i

]]></Node>
<StgValue><ssdm name="pixel_55"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.26.i:2 %br_ln96 = br i1 %or_ln96_27, void %for.inc.27.i, void %if.then.27.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.then.28.i:0 %pixel_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_60"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
if.then.28.i:1 %br_ln96 = br void %for.inc.28.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="233" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.27.i:0 %pixel_57 = phi i8 %pixel_58, void %if.then.27.i, i8 %pixel_55, void %for.inc.26.i

]]></Node>
<StgValue><ssdm name="pixel_57"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.27.i:2 %br_ln96 = br i1 %or_ln96_28, void %for.inc.28.i, void %if.then.28.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then.29.i:0 %pixel_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_62"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
if.then.29.i:1 %br_ln96 = br void %for.inc.29.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.28.i:0 %pixel_59 = phi i8 %pixel_60, void %if.then.28.i, i8 %pixel_57, void %for.inc.27.i

]]></Node>
<StgValue><ssdm name="pixel_59"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.28.i:2 %br_ln96 = br i1 %or_ln96_29, void %for.inc.29.i, void %if.then.29.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="239" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
if.then.30.i:0 %pixel_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_64"/></StgValue>
</operation>

<operation id="240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
if.then.30.i:1 %br_ln96 = br void %for.inc.30.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="241" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.29.i:0 %pixel_61 = phi i8 %pixel_62, void %if.then.29.i, i8 %pixel_59, void %for.inc.28.i

]]></Node>
<StgValue><ssdm name="pixel_61"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.29.i:2 %br_ln96 = br i1 %or_ln96_30, void %for.inc.30.i, void %if.then.30.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then.31.i:0 %pixel_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels

]]></Node>
<StgValue><ssdm name="pixel_66"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="or_ln96_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.then.31.i:1 %br_ln96 = br void %for.inc.31.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
for.body14.split.i:0 %zext_ln91 = zext i12 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.split.i:2 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.split.i:3 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.30.i:0 %pixel_63 = phi i8 %pixel_64, void %if.then.30.i, i8 %pixel_61, void %for.inc.29.i

]]></Node>
<StgValue><ssdm name="pixel_63"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.30.i:2 %br_ln96 = br i1 %or_ln96_31, void %for.inc.31.i, void %if.then.31.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.31.i:0 %pixel_65 = phi i8 %pixel_66, void %if.then.31.i, i8 %pixel_63, void %for.inc.30.i

]]></Node>
<StgValue><ssdm name="pixel_65"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
for.inc.31.i:1 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pixel_65, i8 %pixel_63, i8 %pixel_61, i8 %pixel_59, i8 %pixel_57, i8 %pixel_55, i8 %pixel_53, i8 %pixel_51, i8 %pixel_49, i8 %pixel_47, i8 %pixel_45, i8 %pixel_43, i8 %pixel_41, i8 %pixel_39, i8 %pixel_37, i8 %pixel_35, i8 %pixel_33, i8 %pixel_31, i8 %pixel_29, i8 %pixel_27, i8 %pixel_25, i8 %pixel_23, i8 %pixel_21, i8 %pixel_19, i8 %pixel_17, i8 %pixel_15, i8 %pixel_13, i8 %pixel_11, i8 %pixel_9, i8 %pixel_7, i8 %pixel_5, i8 %pixel_3

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.31.i:2 %buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="buff_V_addr"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="256" op_1_bw="6">
<![CDATA[
for.inc.31.i:3 %store_ln99 = store i256 %p_Result_s, i6 %buff_V_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.31.i:4 %store_ln91 = store i8 %pixel_65, i8 %pixel_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.inc.31.i:6 %br_ln91 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
