$date
	Sun Oct 23 09:48:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#155370
b11010 &
b11010 %
1$
b11010 !
1"
#155371
0"
#155374
b1101 &
b1101 %
#155378
b101000 &
b101000 %
#155382
b10100 &
b10100 %
#155386
b1010 &
b1010 %
#155390
b101 &
b101 %
#155394
b10000 &
b10000 %
#155398
b1000 &
b1000 %
#155402
b100 &
b100 %
#155406
b10 &
b10 %
#155410
b1 &
b1 %
1#
#155414
b0 &
0#
b0 %
0$
#1216549
b11110 !
1"
#1216550
b11110 &
b11110 %
1$
#1216551
0"
#1216554
b1111 &
b1111 %
#1216558
b101110 &
b101110 %
#1216562
b10111 &
b10111 %
#1216566
b1000110 &
b1000110 %
#1216570
b100011 &
b100011 %
#1216574
b1101010 &
b1101010 %
#1216578
b110101 &
b110101 %
#1216582
b10100000 &
b10100000 %
#1216586
b1010000 &
b1010000 %
#1216590
b101000 &
b101000 %
#1216594
b10100 &
b10100 %
#1216598
b1010 &
b1010 %
#1216602
b101 &
b101 %
#1216606
b10000 &
b10000 %
#1216610
b1000 &
b1000 %
#1216614
b100 &
b100 %
#1216618
b10 &
b10 %
#1216622
b1 &
1#
b1 %
#1216626
b0 &
b0 %
0#
0$
#2143357
b100 !
1"
#2143358
b100 &
b100 %
1$
#2143359
0"
#2143362
b10 &
b10 %
#2143366
b1 &
1#
b1 %
#2143370
b0 &
b0 %
0#
0$
#4500012
