Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 22:40:17 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (25)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.356        0.000                      0                   93        0.243        0.000                      0                   93        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.356        0.000                      0                   93        0.243        0.000                      0                   93        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.966ns (26.735%)  route 2.647ns (73.265%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.880     8.684    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.808 r  seg/ctr/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.808    seg/ctr/M_ctr_d[6]
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.493    14.897    seg/ctr/CLK
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.031    15.165    seg/ctr/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.966ns (26.750%)  route 2.645ns (73.250%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.878     8.682    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.806 r  seg/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.806    seg/ctr/M_ctr_d[4]
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.493    14.897    seg/ctr/CLK
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.029    15.163    seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.994ns (27.299%)  route 2.647ns (72.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.880     8.684    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.836 r  seg/ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.836    seg/ctr/M_ctr_d[9]
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.493    14.897    seg/ctr/CLK
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.075    15.209    seg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.994ns (27.314%)  route 2.645ns (72.686%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.878     8.682    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.834 r  seg/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.834    seg/ctr/M_ctr_d[5]
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.493    14.897    seg/ctr/CLK
    SLICE_X61Y76         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.075    15.209    seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.966ns (27.071%)  route 2.602ns (72.929%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.835     8.639    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y75         LUT2 (Prop_lut2_I1_O)        0.124     8.763 r  seg/ctr/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.763    seg/ctr/M_ctr_d[2]
    SLICE_X61Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.491    14.895    seg/ctr/CLK
    SLICE_X61Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.029    15.161    seg/ctr/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.966ns (26.952%)  route 2.618ns (73.048%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.851     8.655    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.779 r  seg/ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.779    seg/ctr/M_ctr_d[10]
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.029    15.189    seg/ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.966ns (26.960%)  route 2.617ns (73.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.850     8.654    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.778 r  seg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.778    seg/ctr/M_ctr_d[14]
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.031    15.191    seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.994ns (27.639%)  route 2.602ns (72.361%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.835     8.639    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y75         LUT2 (Prop_lut2_I1_O)        0.152     8.791 r  seg/ctr/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.791    seg/ctr/M_ctr_d[3]
    SLICE_X61Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.491    14.895    seg/ctr/CLK
    SLICE_X61Y75         FDRE                                         r  seg/ctr/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.075    15.207    seg/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.994ns (27.518%)  route 2.618ns (72.482%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.851     8.655    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.152     8.807 r  seg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.807    seg/ctr/M_ctr_d[13]
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.075    15.235    seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.994ns (27.526%)  route 2.617ns (72.474%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.611     5.195    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.419     5.614 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.959     6.573    seg/ctr/M_ctr_q[13]
    SLICE_X61Y76         LUT6 (Prop_lut6_I3_O)        0.299     6.872 f  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=1, routed)           0.808     7.680    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.804 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.850     8.654    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.152     8.806 r  seg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.806    seg/ctr/M_ctr_d[17]
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.496    14.900    seg/ctr/CLK
    SLICE_X61Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.075    15.235    seg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.840    reset_cond/M_stage_d[2]
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y71         FDSE (Hold_fdse_C_D)         0.070     1.597    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.842    reset_cond/M_stage_d[1]
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X62Y71         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y71         FDSE (Hold_fdse_C_D)         0.066     1.593    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     2.041    slowclock/CLK
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.524    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.847     2.037    slowclock/CLK
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.527    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.040    slowclock/CLK
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.524    slowclock/CLK
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.847     2.037    slowclock/CLK
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.525    slowclock/CLK
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.038    slowclock/CLK
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.525    slowclock/CLK
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.038    slowclock/CLK
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.528    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=3, routed)           0.127     1.818    slowclock/out[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.928 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.928    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.042    slowclock/CLK
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.527    seg/ctr/CLK
    SLICE_X62Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.185     1.853    seg/ctr/M_ctr_q[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    seg/ctr/M_ctr_d[0]
    SLICE_X62Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     2.041    seg/ctr/CLK
    SLICE_X62Y78         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.091     1.618    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   M_inp_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   M_inp_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   M_inp_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   M_inp_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   M_inp_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   M_inp_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   M_inp_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   M_inp_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y84   M_inp_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   slowclock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   slowclock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   slowclock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   slowclock/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   slowclock/M_ctr_q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   slowclock/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   slowclock/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   slowclock/M_ctr_q_reg[6]/C



