Model {
  Name			  "jplsetispec_thresh_rev003"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.32"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jun 26 14:26:05 2008"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lspitler"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jul 30 18:40:53 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:32>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "jplsetispec_thresh_rev003"
    Location		    [324, 105, 1599, 895]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [17, 18, 68, 68]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp70"
      speed		      "-7"
      package		      "ff1704"
      synthesis_tool	      "XST"
      directory		      "./bee2_usr_thr/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [580, 447, 615, 463]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [580, 472, 615, 488]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out10"
      Ports		      [1, 1]
      Position		      [820, 547, 855, 563]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out11"
      Ports		      [1, 1]
      Position		      [820, 572, 855, 588]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out12"
      Ports		      [1, 1]
      Position		      [820, 597, 855, 613]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [580, 497, 615, 513]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [580, 522, 615, 538]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [580, 547, 615, 563]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [580, 572, 615, 588]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [820, 447, 855, 463]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [820, 472, 855, 488]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [820, 497, 855, 513]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      Ports		      [1, 1]
      Position		      [820, 522, 855, 538]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [6]
      Position		      [645, 445, 675, 590]
      Location		      [8, 467, 1024, 1151]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"ct pole 1 out"
	axes2			"ct pole 2 out"
	axes3			"ct sync out"
	axes4			"fft pole 1 out"
	axes5			"fft pole 2 out"
	axes6			"fft sync out"
      }
      TimeRange		      "5000"
      YMin		      "0~-1~0~0~-1~0"
      YMax		      "1~1~1~2~1~1"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [7]
      Position		      [900, 434, 930, 626]
      Location		      [726, 140, 1906, 1154]
      Open		      off
      NumInputPorts	      "7"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"p1 event"
	axes2			"p1 power out"
	axes3			"p1 pfb bin"
	axes4			"p1 fft bin"
	axes5			"p1 thr out"
	axes6			"p1 we"
	axes7			"p1 sync"
      }
      TimeRange		      "1254.480286738344"
      YMin		      "0~0~0~0~-1~0~0"
      YMax		      "1~1~1~40000~1~1~1"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [395, 435, 425, 455]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [95, 24, 141, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "BEE2_usr"
      ibob_linux	      off
      clk_src		      "usr_clk2x"
      gpio_clk_io_group	      "iBOB:gpio0"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      SubSystem
      Name		      "in"
      Ports		      [1, 6]
      Position		      [235, 193, 380, 377]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "PFB Size (2^?)|FFT Size (2^?)|Data Width"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "pfbSize=@1;fftSize=@2;dataWidth=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|15|18"
      MaskTabNameString	      ",,"
      System {
	Name			"in"
	Location		[468, 88, 1725, 1126]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ctrl_in"
	  Position		  [40, 43, 70, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [355, 650, 385, 680]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [355, 1465, 385, 1495]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [535, 132, 560, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [535, 177, 560, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [535, 962, 560, 978]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [535, 1007, 560, 1023]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [860, 220, 910, 270]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [1, 1]
	  Position		  [860, 1035, 910, 1085]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [700, 222, 745, 268]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [705, 1037, 750, 1083]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1080, 612, 1115, 628]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1080, 627, 1115, 643]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1080, 1432, 1115, 1448]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1080, 1447, 1115, 1463]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1080, 882, 1115, 898]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1080, 897, 1115, 913]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [1080, 1717, 1115, 1733]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [1080, 1732, 1115, 1748]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [600, 321, 625, 549]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [5, 1]
	  Position		  [600, 596, 625, 824]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [5, 1]
	  Position		  [600, 1126, 625, 1354]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [5, 1]
	  Position		  [600, 1411, 625, 1639]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  Ports			  [5, 1]
	  Position		  [600, 26, 625, 254]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux5"
	  Ports			  [5, 1]
	  Position		  [600, 856, 625, 1084]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Pulse\nGenerator"
	  Ports			  [0, 1]
	  Position		  [345, 78, 390, 112]
	  ShowName		  off
	  Period		  "2^(fftSize + pfbSize)"
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Pulse\nGenerator1"
	  Ports			  [0, 1]
	  Position		  [345, 908, 390, 942]
	  ShowName		  off
	  Period		  "2^fftSize"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [1135, 611, 1165, 644]
	  Location		  [6, 49, 1022, 735]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [2]
	  Position		  [1135, 1431, 1165, 1464]
	  Location		  [6, 49, 1022, 735]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [2]
	  Position		  [1135, 881, 1165, 914]
	  Location		  [6, 49, 1030, 743]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [2]
	  Position		  [1135, 1716, 1165, 1749]
	  Location		  [5, 49, 1021, 735]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave"
	  Ports			  [0, 1]
	  Position		  [355, 375, 385, 405]
	  SineType		  "Sample based"
	  Amplitude		  "0.95"
	  Bias			  "1"
	  Samples		  "100"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave1"
	  Ports			  [0, 1]
	  Position		  [355, 1180, 385, 1210]
	  SineType		  "Sample based"
	  Bias			  "1"
	  Samples		  "100"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [135, 42, 165, 58]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [135, 132, 165, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [205, 1232, 235, 1248]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [205, 1517, 235, 1533]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [135, 337, 165, 353]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [135, 612, 165, 628]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [135, 872, 165, 888]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "7"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [135, 962, 165, 978]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "9"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [135, 1142, 165, 1158]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "10"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [210, 427, 240, 443]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [135, 1427, 165, 1443]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [210, 702, 240, 718]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [1085, 235, 1105, 255]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [1090, 1050, 1110, 1070]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_pole1"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 375, 520, 405]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "2*dataWidth"
	  bin_pt		  "0"
	  bit_index		  "(4*dataWidth)+2:(6*dataWidth)+1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ct_pole1_snapshot"
	  Ports			  [2]
	  Position		  [1080, 544, 1125, 586]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "ct_pole1_snapshot"
	    Location		    [2, 70, 1022, 720]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_ct_pole1_s"
"napshot_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_ct_pole1_s"
"napshot_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_pole2"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 650, 520, 680]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "2*dataWidth"
	  bin_pt		  "0"
	  bit_index		  "(6*dataWidth)+2:(8*dataWidth)+1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ct_pole2_snapshot"
	  Ports			  [2]
	  Position		  [1080, 809, 1125, 851]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "ct_pole2_snapshot"
	    Location		    [-26, 103, 986, 735]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_ct_pole2_s"
"napshot_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_ct_pole2_s"
"napshot_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_sync_in"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 80, 520, 110]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "(4*dataWidth)+1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_sync_led"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [950, 230, 1050, 260]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_pole1"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 1180, 520, 1210]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "2*dataWidth"
	  bin_pt		  "0"
	  bit_index		  "1:2*dataWidth"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_pole1_snapshot"
	  Ports			  [2]
	  Position		  [1080, 1349, 1125, 1391]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "fft_pole1_snapshot"
	    Location		    [-26, 103, 986, 735]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_fft_pole1_"
"snapshot_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_fft_pole1_"
"snapshot_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_pole2"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 1465, 520, 1495]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "2*dataWidth"
	  bin_pt		  "0"
	  bit_index		  "(2*dataWidth)+1:4*dataWidth"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_pole2_snapshot"
	  Ports			  [2]
	  Position		  [1080, 1634, 1125, 1676]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "fft_pole2_snapshot"
	    Location		    [-26, 103, 986, 735]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_fft_pole2_"
"snapshot_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_in_fft_pole2_"
"snapshot_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_sync_in"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [420, 910, 520, 940]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:rightlink"
	  io_dir		  "in"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_sync_led"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [955, 1045, 1055, 1075]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ones"
	  Ports			  [0, 1]
	  Position		  [445, 515, 495, 535]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "(2^32)-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ones1"
	  Ports			  [0, 1]
	  Position		  [445, 790, 495, 810]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "(2^32)-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ones2"
	  Ports			  [0, 1]
	  Position		  [445, 1320, 495, 1340]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "(2^32)-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ones3"
	  Ports			  [0, 1]
	  Position		  [445, 1605, 495, 1625]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "(2^32)-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Ports			  [1, 1]
	  Position		  [435, 130, 510, 150]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge1"
	  Ports			  [1, 1]
	  Position		  [430, 960, 505, 980]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge1"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge2"
	  Ports			  [1, 1]
	  Position		  [280, 425, 355, 445]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge2"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Ports			  [1, 1]
	  Position		  [280, 700, 355, 720]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge3"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge4"
	  Ports			  [1, 1]
	  Position		  [280, 1230, 355, 1250]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge4"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge5"
	  Ports			  [1, 1]
	  Position		  [280, 1515, 355, 1535]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge5"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [245, 328, 275, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 312, 365, 358]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [410, 318, 460, 352]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [500, 314, 545, 401]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "detect"
	      Position		      [570, 353, 600, 367]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pulse_extender"
	  Ports			  [1, 1]
	  Position		  [775, 233, 825, 257]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Length of Pulse"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_len=@1;"
	  MaskInitialization	  "bits = 1 + floor(log2(pulse_len));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "100000000"
	  System {
	    Name		    "pulse_extender"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 113, 55, 127]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 45, 185, 75]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant17"
	      Ports		      [0, 1]
	      Position		      [285, 65, 330, 95]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pulse_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [455, 118, 500, 162]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [220, 193, 265, 242]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [355, 48, 400, 92]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [285, 110, 305, 130]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [215, 28, 265, 152]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "bits"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [140, 90, 180, 150]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [525, 133, 555, 147]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 110]
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant17"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 145]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"freeze_cntr"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pulse_extender1"
	  Ports			  [1, 1]
	  Position		  [780, 1048, 830, 1072]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Length of Pulse"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_len=@1;"
	  MaskInitialization	  "bits = 1 + floor(log2(pulse_len));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "100000000"
	  System {
	    Name		    "pulse_extender1"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 113, 55, 127]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 45, 185, 75]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant17"
	      Ports		      [0, 1]
	      Position		      [285, 65, 330, 95]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pulse_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [455, 118, 500, 162]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [220, 193, 265, 242]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [355, 48, 400, 92]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [285, 110, 305, 130]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [215, 28, 265, 152]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "bits"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [140, 90, 180, 150]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [525, 133, 555, 147]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 110]
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant17"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 145]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"freeze_cntr"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_gen"
	  Ports			  [0, 1]
	  Position		  [435, 176, 510, 194]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Sync Period"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "syncPeriod=@1;"
	  MaskInitialization	  "if (syncPeriod < 2),\n    errordlg('Sync pe"
"riod must be 2 or greater.');\nend\n\nsyncPeriodBits = 1 + floor(log2(syncPer"
"iod));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2^(pfbSize + fftSize)"
	  System {
	    Name		    "sync_gen"
	    Location		    [321, 74, 776, 290]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [245, 30, 295, 80]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [250, 128, 295, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_wrap_delay"
	      Ports		      [2, 1]
	      Position		      [125, 132, 175, 183]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_period"
	      Ports		      [0, 1]
	      Position		      [25, 126, 70, 144]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "syncPeriod"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wrap_offset"
	      Ports		      [0, 1]
	      Position		      [25, 171, 70, 189]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [400, 143, 430, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sub_wrap_delay"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [-40, 0; 0, 85]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_period"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wrap_offset"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_gen1"
	  Ports			  [0, 1]
	  Position		  [430, 1006, 505, 1024]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Sync Period"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "syncPeriod=@1;"
	  MaskInitialization	  "if (syncPeriod < 2),\n    errordlg('Sync pe"
"riod must be 2 or greater.');\nend\n\nsyncPeriodBits = 1 + floor(log2(syncPer"
"iod));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2^(pfbSize + fftSize)"
	  System {
	    Name		    "sync_gen1"
	    Location		    [321, 74, 776, 290]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [245, 30, 295, 80]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [250, 128, 295, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_wrap_delay"
	      Ports		      [2, 1]
	      Position		      [125, 132, 175, 183]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_period"
	      Ports		      [0, 1]
	      Position		      [25, 126, 70, 144]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "syncPeriod"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wrap_offset"
	      Ports		      [0, 1]
	      Position		      [25, 171, 70, 189]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [400, 143, 430, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "wrap_offset"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_period"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [-40, 0; 0, 85]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -95]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sub_wrap_delay"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg"
	  Ports			  [1, 1]
	  Position		  [445, 425, 495, 445]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Data Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "dataWidth=@1;"
	  MaskInitialization	  "if (dataWidth < 1),\n    errordlg('Test Vec"
"tor Generator data width must be greater than 0.');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2*dataWidth"
	  System {
	    Name		    "tvg"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [295, 303, 325, 317]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pulse_extender"
	      Ports		      [1, 1]
	      Position		      [395, 298, 445, 322]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Length of Pulse"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "pulse_len=@1;"
	      MaskInitialization      "bits = 1 + floor(log2(pulse_len));\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "(2^dataWidth)-1"
	      System {
		Name			"pulse_extender"
		Location		[2, 74, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 113, 55, 127]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [140, 45, 185, 75]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant17"
		  Ports			  [0, 1]
		  Position		  [285, 65, 330, 95]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "pulse_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [455, 118, 500, 162]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [220, 193, 265, 242]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [355, 48, 400, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 110, 305, 130]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [215, 28, 265, 152]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "bits"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 90, 180, 150]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [525, 133, 555, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [170, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_cnt"
	      Ports		      [2, 1]
	      Position		      [475, 272, 525, 323]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "dataWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2^dataWidth"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 293, 595, 307]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pulse_extender"
	      SrcPort		      1
	      DstBlock		      "tvg_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		DstBlock		"pulse_extender"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"tvg_cnt"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "tvg_cnt"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg1"
	  Ports			  [1, 1]
	  Position		  [445, 700, 495, 720]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Data Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "dataWidth=@1;"
	  MaskInitialization	  "if (dataWidth < 1),\n    errordlg('Test Vec"
"tor Generator data width must be greater than 0.');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2*dataWidth"
	  System {
	    Name		    "tvg1"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [295, 303, 325, 317]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pulse_extender"
	      Ports		      [1, 1]
	      Position		      [395, 298, 445, 322]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Length of Pulse"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "pulse_len=@1;"
	      MaskInitialization      "bits = 1 + floor(log2(pulse_len));\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "(2^dataWidth)-1"
	      System {
		Name			"pulse_extender"
		Location		[2, 74, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 113, 55, 127]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [140, 45, 185, 75]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant17"
		  Ports			  [0, 1]
		  Position		  [285, 65, 330, 95]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "pulse_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [455, 118, 500, 162]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [220, 193, 265, 242]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [355, 48, 400, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 110, 305, 130]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [215, 28, 265, 152]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "bits"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 90, 180, 150]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [525, 133, 555, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [170, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_cnt"
	      Ports		      [2, 1]
	      Position		      [475, 272, 525, 323]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "dataWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2^dataWidth"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 293, 595, 307]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tvg_cnt"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"tvg_cnt"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pulse_extender"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pulse_extender"
	      SrcPort		      1
	      DstBlock		      "tvg_cnt"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg2"
	  Ports			  [1, 1]
	  Position		  [445, 1230, 495, 1250]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Data Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "dataWidth=@1;"
	  MaskInitialization	  "if (dataWidth < 1),\n    errordlg('Test Vec"
"tor Generator data width must be greater than 0.');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2*dataWidth"
	  System {
	    Name		    "tvg2"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [295, 303, 325, 317]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pulse_extender"
	      Ports		      [1, 1]
	      Position		      [395, 298, 445, 322]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Length of Pulse"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "pulse_len=@1;"
	      MaskInitialization      "bits = 1 + floor(log2(pulse_len));\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "(2^dataWidth)-1"
	      System {
		Name			"pulse_extender"
		Location		[2, 74, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 113, 55, 127]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [140, 45, 185, 75]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant17"
		  Ports			  [0, 1]
		  Position		  [285, 65, 330, 95]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "pulse_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [455, 118, 500, 162]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [220, 193, 265, 242]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [355, 48, 400, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 110, 305, 130]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [215, 28, 265, 152]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "bits"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 90, 180, 150]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [525, 133, 555, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [170, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_cnt"
	      Ports		      [2, 1]
	      Position		      [475, 272, 525, 323]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "dataWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2^dataWidth"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 293, 595, 307]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tvg_cnt"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"tvg_cnt"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pulse_extender"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pulse_extender"
	      SrcPort		      1
	      DstBlock		      "tvg_cnt"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg3"
	  Ports			  [1, 1]
	  Position		  [445, 1515, 495, 1535]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Data Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "dataWidth=@1;"
	  MaskInitialization	  "if (dataWidth < 1),\n    errordlg('Test Vec"
"tor Generator data width must be greater than 0.');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2*dataWidth"
	  System {
	    Name		    "tvg3"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [295, 303, 325, 317]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pulse_extender"
	      Ports		      [1, 1]
	      Position		      [395, 298, 445, 322]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Length of Pulse"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "pulse_len=@1;"
	      MaskInitialization      "bits = 1 + floor(log2(pulse_len));\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "(2^dataWidth)-1"
	      System {
		Name			"pulse_extender"
		Location		[2, 74, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 113, 55, 127]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [140, 45, 185, 75]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant17"
		  Ports			  [0, 1]
		  Position		  [285, 65, 330, 95]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "pulse_len"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [455, 118, 500, 162]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [220, 193, 265, 242]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [355, 48, 400, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 110, 305, 130]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [215, 28, 265, 152]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "bits"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 90, 180, 150]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [525, 133, 555, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [170, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_cnt"
	      Ports		      [2, 1]
	      Position		      [475, 272, 525, 323]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "dataWidth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2^dataWidth"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 293, 595, 307]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pulse_extender"
	      SrcPort		      1
	      DstBlock		      "tvg_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		DstBlock		"pulse_extender"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"tvg_cnt"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "tvg_cnt"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "zeroes"
	  Ports			  [0, 1]
	  Position		  [445, 470, 495, 490]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "zeroes1"
	  Ports			  [0, 1]
	  Position		  [445, 745, 495, 765]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "zeroes2"
	  Ports			  [0, 1]
	  Position		  [445, 1275, 495, 1295]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "zeroes3"
	  Ports			  [0, 1]
	  Position		  [445, 1560, 495, 1580]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ct_pole1_out"
	  Position		  [1085, 428, 1115, 442]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ct_pole2_out"
	  Position		  [1090, 703, 1120, 717]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ct_sync_out"
	  Position		  [1085, 133, 1115, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fft_pole1_out"
	  Position		  [1090, 1233, 1120, 1247]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fft_pole2_out"
	  Position		  [1090, 1518, 1120, 1532]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "fft_sync_out"
	  Position		  [1090, 963, 1120, 977]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "fft_sync_led"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_extender1"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "ct_sync_led"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge5"
	  SrcPort		  1
	  DstBlock		  "tvg3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "posedge5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge4"
	  SrcPort		  1
	  DstBlock		  "tvg2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "posedge4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "tvg1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  DstBlock		  "tvg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "posedge2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ones"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Mux5"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Mux5"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Mux4"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Mux4"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_sync_led"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "pulse_extender1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct_sync_led"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_extender"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "pulse_extender"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0; 405, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "fft_pole2_snapshot"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "fft_pole2_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [0, 0; 405, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "fft_pole1_snapshot"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "fft_pole1_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0; 405, 0]
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "ct_pole2_snapshot"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "ct_pole2_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 405, 0]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 65]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "ct_pole1_snapshot"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "ct_pole1_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ctrl_in"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      Points		      [0, 205]
	      Branch {
		Points			[0, 275]
		Branch {
		  Points		  [0, 260]
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 180]
		    Branch {
		    Points		    [0, 285]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux5"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      Points		      [0, 320]
	      Branch {
		Points			[0, 285; 350, 0]
		Branch {
		  Points		  [0, 75]
		  DstBlock		  "Gateway Out7"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "fft_pole2_snapshot"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[350, 0]
		Branch {
		  Points		  [0, 75]
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "fft_pole1_snapshot"
		  DstPort		  2
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "fft_sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "posedge1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Pulse\nGenerator1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "fft_sync_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_gen1"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_sync_in"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Pulse\nGenerator"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ct_sync_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_gen"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct_sync_in"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ones3"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "zeroes3"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "tvg3"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "fft_pole2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Slice11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fft_pole2"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ones2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "zeroes2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "tvg2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  DstBlock		  "fft_pole1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Slice10"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fft_pole1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ones1"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "zeroes1"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "tvg1"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ct_pole2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Slice9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ct_pole2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "zeroes"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, 105]
	    Branch {
	      Points		      [0, 330]
	      Branch {
		Points			[0, 265; 350, 0]
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "ct_pole2_snapshot"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[350, 0]
		Branch {
		  Points		  [0, 60]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "ct_pole1_snapshot"
		  DstPort		  2
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "ct_sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tvg"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Sine Wave"
	  SrcPort		  1
	  DstBlock		  "ct_pole1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ct_pole1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Signals come in through\nyellow gpio blocks"
	  Position		  [470, 23]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "rec"
      Ports		      [14]
      Position		      [820, 182, 930, 413]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "PFB Size (2^?)|FFT Size (2^?)|CPU Word Size"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "PFBSize=@1;FFTSize=@2;CPUWidth=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|15|32"
      MaskTabNameString	      ",,"
      System {
	Name			"rec"
	Location		[107, 81, 1760, 1025]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "p1event"
	  Position		  [50, 128, 80, 142]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_pwr_out"
	  Position		  [50, 218, 80, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_pfb_bin"
	  Position		  [50, 308, 80, 322]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_fft_bin"
	  Position		  [50, 353, 80, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_thr_out"
	  Position		  [50, 398, 80, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_we"
	  Position		  [510, 323, 540, 337]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p1_sync"
	  Position		  [905, 203, 935, 217]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2event"
	  Position		  [65, 548, 95, 562]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_pwr_out"
	  Position		  [65, 638, 95, 652]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_pfb_bin"
	  Position		  [60, 728, 90, 742]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_fft_bin"
	  Position		  [60, 773, 90, 787]
	  Port			  "11"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_thr_out"
	  Position		  [60, 818, 90, 832]
	  Port			  "12"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_we"
	  Position		  [525, 743, 555, 757]
	  Port			  "13"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "p2_sync"
	  Position		  [900, 553, 930, 567]
	  Port			  "14"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [300, 706, 325, 764]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [3, 1]
	  Position		  [260, 286, 285, 344]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [4, 1]
	  Position		  [595, 649, 620, 706]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat8"
	  Ports			  [4, 1]
	  Position		  [600, 229, 625, 286]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [715, 757, 745, 783]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "512-4"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [750, 357, 780, 383]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant20"
	  Ports			  [0, 1]
	  Position		  [695, 387, 725, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "512-4"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant23"
	  Ports			  [0, 1]
	  Position		  [380, 101, 415, 129]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "15"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [420, 501, 455, 529]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "15"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [185, 676, 230, 704]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "CPUWidth-PFBSize-FFTSize"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [765, 727, 795, 753]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  Ports			  [0, 1]
	  Position		  [145, 256, 190, 284]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "CPUWidth-PFBSize-FFTSize"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [840, 110, 885, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [850, 530, 895, 560]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [745, 430, 790, 460]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [760, 800, 805, 830]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression1"
	  Ports			  [2, 1]
	  Position		  [710, 693, 755, 722]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression9"
	  Ports			  [2, 1]
	  Position		  [685, 323, 730, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "FFTSlice"
	  Ports			  [1, 1]
	  Position		  [145, 346, 190, 374]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "FFTSize"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "FFTSlice1"
	  Ports			  [1, 1]
	  Position		  [185, 766, 230, 794]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "FFTSize"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "LED_fifo1we"
	  Ports			  [1]
	  Position		  [815, 202, 855, 238]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Pulse Length (samples)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_length=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "200000"
	  System {
	    Name		    "LED_fifo1we"
	    Location		    [2, 74, 1014, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Sync_In"
	      Position		      [35, 58, 65, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [1]
	      Position		      [760, 49, 790, 81]
	      Location		      [5, 49, 1277, 991]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gpio"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [600, 50, 700, 80]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "BEE2_usr:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "4"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Line {
	      SrcBlock		      "gpio"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sync_In"
	      SrcPort		      1
	      DstBlock		      "gpio"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "LED_fifo2we"
	  Ports			  [1]
	  Position		  [815, 612, 855, 648]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Pulse Length (samples)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_length=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "200000"
	  System {
	    Name		    "LED_fifo2we"
	    Location		    [2, 74, 1014, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Sync_In"
	      Position		      [35, 58, 65, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [1]
	      Position		      [760, 49, 790, 81]
	      Location		      [5, 49, 1277, 991]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gpio"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [600, 50, 700, 80]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "BEE2_usr:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "5"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Line {
	      SrcBlock		      "gpio"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sync_In"
	      SrcPort		      1
	      DstBlock		      "gpio"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [700, 579, 745, 606]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [950, 539, 995, 566]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [685, 144, 730, 171]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [2, 1]
	  Position		  [960, 119, 1005, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "PFBSlice"
	  Ports			  [1, 1]
	  Position		  [145, 301, 190, 329]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "PFBSize"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "PFBSlice1"
	  Ports			  [1, 1]
	  Position		  [185, 721, 230, 749]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "PFBSize"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [145, 212, 190, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register10"
	  Ports			  [1, 1]
	  Position		  [185, 632, 230, 658]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register11"
	  Ports			  [1, 1]
	  Position		  [340, 722, 385, 748]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register12"
	  Ports			  [1, 1]
	  Position		  [185, 812, 230, 838]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [1, 1]
	  Position		  [700, 522, 745, 548]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [1, 1]
	  Position		  [565, 317, 610, 343]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [1, 1]
	  Position		  [580, 737, 625, 763]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  Ports			  [1, 1]
	  Position		  [145, 122, 190, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  Ports			  [1, 1]
	  Position		  [325, 302, 370, 328]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register7"
	  Ports			  [1, 1]
	  Position		  [685, 102, 730, 128]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register8"
	  Ports			  [1, 1]
	  Position		  [145, 392, 190, 418]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register9"
	  Ports			  [1, 1]
	  Position		  [185, 542, 230, 568]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  off
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [510, 216, 540, 234]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [510, 272, 540, 288]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [425, 629, 465, 661]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [425, 809, 465, 841]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope_output"
	  Ports			  [4]
	  Position		  [1585, 872, 1615, 943]
	  ShowName		  off
	  Location		  [5, 49, 1029, 743]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Write Enable"
	    axes2		    "FIFO Overflow"
	    axes3		    "Event"
	    axes4		    "FFT Bin"
	  }
	  TimeRange		  "1"
	  YMin			  "502.55~502.55~500.65~500.65"
	  YMax			  "555.45~555.45~553.35~553.35"
	  SaveName		  "ScopeData5"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [390, 541, 435, 569]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [1260, 916, 1295, 934]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [1260, 976, 1295, 994]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [225, 121, 270, 149]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [1260, 809, 1295, 831]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [1260, 864, 1295, 886]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-3"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [935, 315, 955, 335]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [935, 685, 955, 705]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "edge1"
	  Ports			  [2, 1]
	  Position		  [780, 504, 825, 546]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "edge3"
	  Ports			  [2, 1]
	  Position		  [765, 84, 810, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "first_sync0"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1435, 980, 1535, 1010]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "jplsetispec_thresh_rev003_rec_first_sync0_u"
"ser_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "first_sync1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1435, 920, 1535, 950]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "jplsetispec_thresh_rev003_rec_first_sync1_u"
"ser_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "first_we0"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1435, 870, 1535, 900]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "jplsetispec_thresh_rev003_rec_first_we0_use"
"r_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "first_we1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1435, 815, 1535, 845]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "jplsetispec_thresh_rev003_rec_first_we1_use"
"r_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "flags1"
	  Ports			  [3, 1]
	  Position		  [530, 86, 555, 144]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "flags2"
	  Ports			  [3, 1]
	  Position		  [545, 506, 570, 564]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow1"
	  Ports			  [2, 1]
	  Position		  [1015, 542, 1065, 593]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "16"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow2"
	  Ports			  [2, 1]
	  Position		  [1025, 122, 1075, 173]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "16"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rec_fifo1"
	  Tag			  "xps:fifo"
	  Ports			  [4, 2]
	  Position		  [815, 297, 920, 413]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared FIFO"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  data_width		  "128"
	  data_bin_pt		  "0"
	  fifo_length		  "512"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rec_fifo2"
	  Tag			  "xps:fifo"
	  Ports			  [4, 2]
	  Position		  [815, 667, 920, 783]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared FIFO"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  data_width		  "128"
	  data_bin_pt		  "0"
	  fifo_length		  "512"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg"
	  Ports			  [0, 1]
	  Position		  [1150, 764, 1200, 816]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_once"
	  Ports			  [2, 1]
	  Position		  [1350, 812, 1395, 843]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "reg_once"
	    Location		    [229, 227, 790, 480]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [15, 143, 45, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [310, 80, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [70, 135, 110, 165]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [155, 114, 205, 161]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register23"
	      Ports		      [2, 1]
	      Position		      [370, 59, 420, 106]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge1"
	      Ports		      [2, 1]
	      Position		      [245, 74, 290, 116]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [470, 78, 500, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "edge1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "edge1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge1"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_once1"
	  Ports			  [2, 1]
	  Position		  [1350, 867, 1395, 898]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "reg_once1"
	    Location		    [229, 227, 790, 480]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [15, 143, 45, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [310, 80, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [70, 135, 110, 165]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [155, 114, 205, 161]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register23"
	      Ports		      [2, 1]
	      Position		      [370, 59, 420, 106]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge1"
	      Ports		      [2, 1]
	      Position		      [245, 74, 290, 116]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [470, 78, 500, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Register23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge1"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "edge1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "edge1"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_once2"
	  Ports			  [2, 1]
	  Position		  [1350, 917, 1395, 948]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "reg_once2"
	    Location		    [229, 227, 790, 480]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [15, 143, 45, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [310, 80, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [70, 135, 110, 165]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [155, 114, 205, 161]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register23"
	      Ports		      [2, 1]
	      Position		      [370, 59, 420, 106]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge1"
	      Ports		      [2, 1]
	      Position		      [245, 74, 290, 116]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [470, 78, 500, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "edge1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "edge1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge1"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_once3"
	  Ports			  [2, 1]
	  Position		  [1350, 977, 1395, 1008]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "reg_once3"
	    Location		    [229, 227, 790, 480]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [15, 143, 45, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [310, 80, 350, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [70, 135, 110, 165]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [155, 114, 205, 161]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register23"
	      Ports		      [2, 1]
	      Position		      [370, 59, 420, 106]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge1"
	      Ports		      [2, 1]
	      Position		      [245, 74, 290, 116]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [470, 78, 500, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Register23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge1"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "edge1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register23"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "edge1"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "first_we1"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Scope_output"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "first_sync0"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Scope_output"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "first_sync1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Scope_output"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "first_we0"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Scope_output"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reg_once3"
	  SrcPort		  1
	  DstBlock		  "first_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_once3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_once2"
	  SrcPort		  1
	  DstBlock		  "first_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_once2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_once1"
	  SrcPort		  1
	  DstBlock		  "first_we0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_once1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_once"
	  SrcPort		  1
	  DstBlock		  "first_we1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_once"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg"
	  SrcPort		  1
	  Points		  [20, 0; 0, 30]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 50]
	      Branch {
		Points			[0, 60]
		DstBlock		"Slice11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice10"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [25, 0; 0, -50]
	    DstBlock		    "Expression1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -165]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      Points		      [0, -180]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Expression9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 505]
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "reg_once1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "reg_once"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [-85, 0; 0, -100]
	  Branch {
	    Points		    [0, -115]
	    Branch {
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -65]
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"edge1"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Expression1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [-85, 0; 0, -100]
	  Branch {
	    Points		    [0, -180]
	    Branch {
	      Points		      [0, -50]
	      Branch {
		DstBlock		"Register7"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"edge3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Expression9"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [50, 0; 0, -125]
	  DstBlock		  "Concat3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 25]
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Concat8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "Concat8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "rec_fifo2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register11"
	  SrcPort		  1
	  Points		  [95, 0; 0, -50]
	  DstBlock		  "Concat3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p2_thr_out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p2_pwr_out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p2_fft_bin"
	  SrcPort		  1
	  DstBlock		  "FFTSlice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFTSlice1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "PFBSlice1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Register11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p2_pfb_bin"
	  SrcPort		  1
	  DstBlock		  "PFBSlice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [250, 0]
	  DstBlock		  "overflow1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "overflow1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register9"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "flags2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "flags2"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "flags2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "overflow1"
	  SrcPort		  1
	  Points		  [0, -85; -565, 0; 0, 30]
	  DstBlock		  "flags2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "edge1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "p2_sync"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "p2event"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rec_fifo2"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "rec_fifo2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "rec_fifo2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 60]
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p2_we"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "rec_fifo2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Expression1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "LED_fifo2we"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rec_fifo2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Concat8"
	  SrcPort		  1
	  Points		  [170, 0]
	  DstBlock		  "rec_fifo1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register8"
	  SrcPort		  1
	  Points		  [225, 0; 0, -125]
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  Points		  [30, 0; 0, -50]
	  DstBlock		  "Concat8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p1_thr_out"
	  SrcPort		  1
	  DstBlock		  "Register8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p1_pwr_out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p1_fft_bin"
	  SrcPort		  1
	  DstBlock		  "FFTSlice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFTSlice"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "PFBSlice"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p1_pfb_bin"
	  SrcPort		  1
	  DstBlock		  "PFBSlice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  DstBlock		  "overflow2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  DstBlock		  "overflow2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge3"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant23"
	  SrcPort		  1
	  DstBlock		  "flags1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "flags1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 120]
	  DstBlock		  "Concat8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "flags1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "overflow2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -75; -710, 0; 0, 20]
	  DstBlock		  "flags1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "edge3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "p1_sync"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [140, 0; 0, 730]
	    Branch {
	      Points		      [0, 60]
	      DstBlock		      "reg_once3"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "reg_once2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Logical6"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "p1event"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rec_fifo1"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant20"
	  SrcPort		  1
	  DstBlock		  "rec_fifo1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "rec_fifo1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 60]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "p1_we"
	  SrcPort		  1
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "rec_fifo1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Expression9"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "LED_fifo1we"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rec_fifo1"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "snap_en"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [280, 430, 380, 460]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "jplsetispec_thresh_rev003_snap_en_user_data_out"
    }
    Block {
      BlockType		      Constant
      Name		      "snap_en_sim"
      Position		      [235, 430, 265, 460]
    }
    Block {
      BlockType		      SubSystem
      Name		      "thr"
      Ports		      [7, 14]
      Position		      [580, 183, 675, 412]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "PFB Size (2^?)|FFT Size (2^?)|Data Bitwidth|CPU"
" Word Size"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "PFBSize=@1;FFTSize=@2;DataWidth=@3;CPUWidth=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|15|18|32"
      MaskTabNameString	      ",,,"
      System {
	Name			"thr"
	Location		[34, 77, 1879, 1138]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ct_pole1"
	  Position		  [90, 243, 120, 257]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ct_pole2"
	  Position		  [90, 298, 120, 312]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ct_sync"
	  Position		  [90, 353, 120, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fft_pole1"
	  Position		  [90, 638, 120, 652]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fft_pole2"
	  Position		  [90, 693, 120, 707]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fft_sync"
	  Position		  [90, 748, 120, 762]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "snap_en\n"
	  Position		  [90, 958, 120, 972]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [545, 472, 595, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [490, 835, 535, 865]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "FFTSize"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [860, 690, 890, 710]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [490, 765, 540, 815]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "FFTSize"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [770, 631, 815, 659]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [770, 666, 815, 694]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [770, 711, 815, 739]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [770, 746, 815, 774]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [320, 137, 355, 153]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [320, 157, 355, 173]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1140, 422, 1175, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1140, 482, 1175, 498]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [600, 987, 635, 1003]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [600, 1007, 635, 1023]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [600, 1027, 635, 1043]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  Ports			  [1, 1]
	  Position		  [600, 1047, 635, 1063]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [600, 1067, 635, 1083]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [600, 1087, 635, 1103]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1120, 987, 1155, 1003]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1120, 1007, 1155, 1023]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [320, 177, 355, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1120, 1027, 1155, 1043]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [1120, 1047, 1155, 1063]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1120, 1067, 1155, 1083]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [1120, 1087, 1155, 1103]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1120, 1107, 1155, 1123]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1345, 422, 1380, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out26"
	  Ports			  [1, 1]
	  Position		  [1345, 442, 1380, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [1345, 462, 1380, 478]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [1345, 482, 1380, 498]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [1345, 502, 1380, 518]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [320, 197, 355, 213]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [1350, 857, 1385, 873]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [1350, 877, 1385, 893]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out32"
	  Ports			  [1, 1]
	  Position		  [1350, 897, 1385, 913]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out33"
	  Ports			  [1, 1]
	  Position		  [1350, 917, 1385, 933]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out34"
	  Ports			  [1, 1]
	  Position		  [1350, 937, 1385, 953]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out35"
	  Ports			  [1, 1]
	  Position		  [1575, 422, 1610, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out36"
	  Ports			  [1, 1]
	  Position		  [1575, 442, 1610, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out37"
	  Ports			  [1, 1]
	  Position		  [1575, 462, 1610, 478]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out38"
	  Ports			  [1, 1]
	  Position		  [1575, 482, 1610, 498]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [1575, 502, 1610, 518]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [515, 132, 550, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [1575, 522, 1610, 538]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [1575, 542, 1610, 558]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out42"
	  Ports			  [1, 1]
	  Position		  [1575, 862, 1610, 878]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out43"
	  Ports			  [1, 1]
	  Position		  [1575, 882, 1610, 898]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out44"
	  Ports			  [1, 1]
	  Position		  [1575, 902, 1610, 918]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out45"
	  Ports			  [1, 1]
	  Position		  [1575, 922, 1610, 938]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out46"
	  Ports			  [1, 1]
	  Position		  [1575, 942, 1610, 958]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out47"
	  Ports			  [1, 1]
	  Position		  [1575, 962, 1610, 978]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out48"
	  Ports			  [1, 1]
	  Position		  [1575, 982, 1610, 998]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [515, 152, 550, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [515, 172, 550, 188]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [1140, 442, 1175, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [1140, 462, 1175, 478]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [1140, 402, 1175, 418]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [985, 714, 1020, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "LED_p1event"
	  Ports			  [1]
	  Position		  [1710, 142, 1750, 178]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Pulse Length (samples)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_length=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "200000"
	  System {
	    Name		    "LED_p1event"
	    Location		    [2, 74, 1014, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Sync_In"
	      Position		      [35, 58, 65, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [1]
	      Position		      [760, 49, 790, 81]
	      Location		      [5, 49, 1277, 991]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gpio"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [600, 50, 700, 80]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "BEE2_usr:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "2"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Line {
	      SrcBlock		      "gpio"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sync_In"
	      SrcPort		      1
	      DstBlock		      "gpio"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "LED_p2event"
	  Ports			  [1]
	  Position		  [1710, 567, 1750, 603]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Pulse Length (samples)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_length=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "200000"
	  System {
	    Name		    "LED_p2event"
	    Location		    [2, 74, 1014, 744]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Sync_In"
	      Position		      [35, 58, 65, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [1]
	      Position		      [760, 49, 790, 81]
	      Location		      [5, 49, 1277, 991]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gpio"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [600, 50, 700, 80]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "BEE2_usr:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "3"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Line {
	      SrcBlock		      "Sync_In"
	      SrcPort		      1
	      DstBlock		      "gpio"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "gpio"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [3, 1]
	  Position		  [945, 793, 990, 837]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [920, 702, 965, 733]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [2, 1]
	  Position		  [490, 887, 535, 938]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [235, 137, 265, 153]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "DataWidth-1"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [395, 1067, 425, 1083]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "DataWidth-1"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [770, 778, 815, 822]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [4]
	  Position		  [395, 134, 420, 216]
	  ShowName		  off
	  Location		  [881, 169, 1905, 863]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ct_pole1"
	    axes2		    "ct_sync"
	    axes3		    "dout_sync"
	    axes4		    "pout1"
	  }
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [5]
	  Position		  [610, 88, 635, 192]
	  ShowName		  off
	  Location		  [831, 449, 1855, 1143]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "dout_sync"
	    axes2		    "pout1"
	    axes3		    "pout_sync"
	    axes4		    "avgout1"
	    axes5		    "valid"
	  }
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData10"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [5]
	  Position		  [1200, 404, 1225, 496]
	  ShowName		  off
	  Location		  [899, 421, 1913, 1103]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "avgin1"
	    axes2		    "valid_in"
	    axes3		    "scale1 / din"
	    axes4		    "valid_out / we"
	    axes5		    "re"
	  }
	  TimeRange		  "4300"
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData12"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [6]
	  Position		  [650, 986, 685, 1104]
	  ShowName		  off
	  Location		  [884, 339, 1908, 1033]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "pout1"
	    axes2		    "dout_sync"
	    axes3		    "counter out"
	    axes4		    "register out"
	    axes5		    "fft_pole1"
	    axes6		    "fft_sync"
	  }
	  YMin			  "-5~-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5~5"
	  SaveName		  "ScopeData13"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope4"
	  Ports			  [7]
	  Position		  [1170, 986, 1205, 1124]
	  ShowName		  off
	  Location		  [-3, 41, 1021, 735]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "counter value = 0 delayed 1"
	    axes2		    "fifto 2 empty out"
	    axes3		    "fifo 2 NOT empty out"
	    axes4		    "fft sync d/en register out"
	    axes5		    "re"
	    axes6		    "we"
	    axes7		    "din"
	  }
	  YMin			  "-5~-5~-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5~5~5"
	  SaveName		  "ScopeData14"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope5"
	  Ports			  [5]
	  Position		  [1410, 423, 1440, 517]
	  ShowName		  off
	  Location		  [881, 112, 1905, 806]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "thresh_in"
	    axes2		    "fft_in"
	    axes3		    "count_in"
	    axes4		    "fft_sync"
	    axes5		    "re"
	  }
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData15"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope6"
	  Ports			  [5]
	  Position		  [1415, 858, 1445, 952]
	  ShowName		  off
	  Location		  [773, 385, 1917, 1088]
	  Open			  off
	  NumInputPorts		  "5"
	  List {
	    ListType		    AxesTitles
	    axes1		    "thresh_in"
	    axes2		    "fft_in"
	    axes3		    "count_in"
	    axes4		    "fft_sync"
	    axes5		    "re"
	  }
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData16"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope7"
	  Ports			  [7]
	  Position		  [1640, 423, 1670, 557]
	  ShowName		  off
	  Location		  [870, 351, 1894, 1045]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "event"
	    axes2		    "powerout"
	    axes3		    "pfb_bin"
	    axes4		    "fft_bin"
	    axes5		    "threshout"
	    axes6		    "we"
	    axes7		    "out_sync"
	  }
	  YMin			  "0~0~-1~0~0~0~0"
	  YMax			  "1~1~1~1250~0.5~1~1"
	  SaveName		  "ScopeData17"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope8"
	  Ports			  [7]
	  Position		  [1640, 863, 1670, 997]
	  ShowName		  off
	  Location		  [126, 144, 450, 384]
	  Open			  off
	  NumInputPorts		  "7"
	  List {
	    ListType		    AxesTitles
	    axes1		    "event"
	    axes2		    "powerout"
	    axes3		    "pfb_bin"
	    axes4		    "fft_bin"
	    axes5		    "threshout"
	    axes6		    "we"
	    axes7		    "out_sync"
	  }
	  YMin			  "-5~-5~-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5~5~5"
	  SaveName		  "ScopeData18"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [1645, 146, 1690, 174]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1645, 571, 1690, 599]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [1230, 235, 1250, 255]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [1230, 255, 1250, 275]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [1230, 275, 1250, 295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [645, 355, 665, 375]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [1225, 565, 1245, 585]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [1225, 585, 1245, 605]
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "avg"
	  Ports			  [3, 4]
	  Position		  [320, 220, 415, 390]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "FFT Size (2^?)|Data Bitwidth"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "FFTSize=@1;DataWidth=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "FFTSize|DataWidth"
	  MaskTabNameString	  ","
	  System {
	    Name		    "avg"
	    Location		    [478, 105, 1570, 984]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pin1"
	      Position		      [55, 78, 85, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pin2"
	      Position		      [55, 208, 85, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pin_sync"
	      Position		      [55, 338, 85, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator"
	      Ports		      [2, 1]
	      Position		      [465, 73, 515, 122]
	      SourceBlock	      "xbsIndex_r3/Accumulator"
	      SourceType	      "Xilinx Accumulator"
	      n_bits		      "FFTSize + 2*DataWidth + 2"
	      overflow		      "Wrap"
	      operation		      "Add"
	      scale		      "1"
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      hasbypass		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      gen_core		      off
	      use_rpm		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator1"
	      Ports		      [2, 1]
	      Position		      [470, 203, 520, 252]
	      SourceBlock	      "xbsIndex_r3/Accumulator"
	      SourceType	      "Xilinx Accumulator"
	      n_bits		      "FFTSize + 2*DataWidth + 2"
	      overflow		      "Wrap"
	      operation		      "Add"
	      scale		      "1"
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      hasbypass		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      gen_core		      off
	      use_rpm		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [155, 390, 200, 420]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [100, 590, 145, 620]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^(FFTSize+PFBSize)-1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize+PFBSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [160, 70, 205, 100]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "2*(DataWidth+1) + FFTSize"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [160, 200, 205, 230]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "2*(DataWidth+1) + FFTSize"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [825, 745, 870, 775]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "FFTSize + 2*DataWidth + 1"
	      bin_pt		      "2*DataWidth - 1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [150, 320, 200, 370]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize+PFBSize"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [250, 70, 280, 100]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [250, 200, 280, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [590, 350, 620, 380]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [135, 485, 165, 515]
	      Orientation	      "left"
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [135, 440, 165, 470]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [225, 440, 255, 470]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      Ports		      [2, 1]
	      Position		      [745, 733, 795, 782]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [580, 412, 615, 428]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [580, 432, 615, 448]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [580, 452, 615, 468]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [635, 823, 680, 867]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [480, 343, 525, 387]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [230, 513, 275, 557]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [575, 72, 620, 123]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [580, 202, 625, 253]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [295, 447, 340, 503]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [3, 1]
	      Position		      [495, 699, 540, 751]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [375, 639, 420, 691]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register5"
	      Ports		      [3, 1]
	      Position		      [635, 745, 680, 795]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [290, 333, 335, 377]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [160, 573, 205, 617]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [630, 410, 660, 470]
	      Location		      [6, 111, 1022, 795]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      SaveName		      "ScopeData11"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Input"
	      Ports		      [4]
	      Position		      [890, 147, 920, 193]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Input"
		Location		[6, 74, 1018, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [30, 58, 60, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [30, 103, 60, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [30, 148, 60, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sync"
		  Position		  [30, 193, 60, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [185, 95, 250, 125]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [185, 50, 250, 80]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [185, 140, 250, 170]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [185, 185, 250, 215]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "scope_ct_p1"
		  Ports			  [4]
		  Position		  [480, 42, 580, 223]
		  Location		  [884, 495, 1908, 1164]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  TimeRange		  "225.9933774834437"
		  YMin			  "0~0~0~0"
		  YMax			  "0.014~0.02~140~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "Sync"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [680, 84, 725, 116]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "FFTSize"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth + 1"
	      bin_pt		      "2*(DataWidth - 1)"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift1"
	      Ports		      [1, 1]
	      Position		      [680, 214, 725, 246]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "FFTSize"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth + 1"
	      bin_pt		      "2*(DataWidth - 1)"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [240, 330, 270, 360]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "FFTSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avgout1"
	      Position		      [820, 93, 850, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avgout2"
	      Position		      [820, 223, 850, 237]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [820, 358, 850, 372]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pout_sync"
	      Position		      [915, 753, 945, 767]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Register2"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [-20, 0; 0, 85]
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Logical2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, -100; 85, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "pout_sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Register3"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Register5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[125, 0]
		DstBlock		"Expression"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0; 0, -35; -80, 0]
	      DstBlock		      "Register5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register5"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 125; -110, 0; 0, -40]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Expression"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 295]
		Branch {
		  Points		  [0, 30]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Register3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Register4"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "Register4"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[75, 0]
		Branch {
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [0, -75]
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [130, 0]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Labels		    [1, 0]
		    Points		    [135, 0]
		    DstBlock		    "Register1"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "pin1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 70]
		DstBlock		"Scope_Input"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pin2"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pin_sync"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 110]
		Branch {
		  Points		  [0, 210]
		  Branch {
		    Points		    [0, 60]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Register3"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Register4"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[-5, 0; 0, 155]
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 80]
		DstBlock		"Scope_Input"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Accumulator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Accumulator"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Scope_Input"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Shift"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"Scope_Input"
		DstPort			4
	      }
	      Branch {
		DstBlock		"avgout1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Accumulator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Accumulator1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift1"
	      SrcPort		      1
	      DstBlock		      "avgout2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "avg_FIFO1"
	  Ports			  [3, 4]
	  Position		  [1145, 210, 1205, 300]
	  SourceBlock		  "xbsIndex_r3/FIFO"
	  SourceType		  "Xilinx Synchronous FIFO"
	  depth			  "32"
	  percent_nbits		  "1"
	  store_only_valid	  on
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  use_almost_empty	  off
	  almost_empty_offset	  "6"
	  use_almost_full	  off
	  almost_full_offset	  "6"
	  dbl_ovrd		  off
	  show_param		  off
	  mem_type		  "Block RAM"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "avg_FIFO2"
	  Ports			  [3, 4]
	  Position		  [1145, 520, 1205, 610]
	  SourceBlock		  "xbsIndex_r3/FIFO"
	  SourceType		  "Xilinx Synchronous FIFO"
	  depth			  "32"
	  percent_nbits		  "1"
	  store_only_valid	  on
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  off
	  use_almost_empty	  off
	  almost_empty_offset	  "6"
	  use_almost_full	  off
	  almost_full_offset	  "6"
	  dbl_ovrd		  off
	  show_param		  off
	  mem_type		  "Block RAM"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "comp1"
	  Ports			  [5, 7]
	  Position		  [1345, 208, 1440, 382]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "CPU Bitwidth|FFT Size (2^?)|PFB Size  (2^?)"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "CPUWidth=@1;FFTSize=@2;PFBSize=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "CPUWidth|FFTSize|PFBSize"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "comp1"
	    Location		    [314, 76, 1889, 1124]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "thresh_in"
	      Position		      [85, 248, 115, 262]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fft_in"
	      Position		      [85, 328, 115, 342]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "count_in"
	      Position		      [85, 413, 115, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fft_sync"
	      Position		      [90, 903, 120, 917]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "snap_en\n"
	      Position		      [85, 168, 115, 182]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [780, 667, 830, 718]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "C1"
	      Ports		      [0, 1]
	      Position		      [705, 691, 750, 719]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [390, 380, 440, 435]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [390, 460, 440, 515]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [390, 225, 440, 280]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [3, 1]
	      Position		      [830, 197, 880, 253]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "3"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [540, 650, 570, 680]
	      Value		      "511"
	      OutDataTypeMode	      "double"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [280, 362, 315, 388]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth - PFBSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [280, 461, 315, 489]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth - FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [280, 202, 315, 228]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth-1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [755, 214, 790, 236]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "30"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [155, 325, 185, 345]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth"
	      bin_pt		      "CPUWidth - 3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [780, 748, 830, 797]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [490, 399, 515, 421]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      Ports		      [1, 1]
	      Position		      [865, 812, 910, 858]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay11"
	      Ports		      [1, 1]
	      Position		      [965, 887, 1010, 933]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay12"
	      Ports		      [1, 1]
	      Position		      [490, 735, 535, 765]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [490, 480, 515, 500]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [490, 324, 515, 346]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [490, 555, 515, 575]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [865, 887, 910, 933]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [490, 830, 535, 860]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [490, 242, 515, 268]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [490, 630, 515, 650]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      Ports		      [1, 1]
	      Position		      [655, 952, 700, 998]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT_Bin"
	      Ports		      [1, 1]
	      Position		      [285, 509, 315, 531]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "FFTSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [360, 101, 395, 119]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [360, 121, 395, 139]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [360, 141, 395, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [3, 1]
	      Position		      [1110, 775, 1160, 895]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [950, 628, 995, 672]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [1235, 823, 1280, 867]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [690, 743, 740, 772]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PFB_Bin"
	      Ports		      [1, 1]
	      Position		      [285, 410, 315, 430]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "PFBSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "FFTSize"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [865, 960, 910, 1015]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [270, 243, 315, 287]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [860, 684, 905, 731]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [565, 813, 610, 857]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [410, 100, 440, 160]
	      ShowName		      off
	      Location		      [894, 91, 1910, 775]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"thresh_in"
		axes2			"fft_in"
		axes3			"thresh_in < fft_in"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      SaveName		      "ScopeData19"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [685, 191, 730, 219]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [705, 651, 750, 679]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "FFTSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_fft"
	      Ports		      [3]
	      Position		      [395, 674, 440, 716]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"in_fft"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_thr"
	      Ports		      [3]
	      Position		      [395, 584, 440, 626]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"in_thr"
		Location		[177, 204, 1188, 836]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "out_event"
	      Ports		      [3]
	      Position		      [1055, 219, 1100, 261]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"out_event"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "out_fft"
	      Ports		      [3]
	      Position		      [1055, 429, 1100, 471]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"out_fft"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "out_pfb"
	      Ports		      [3]
	      Position		      [1055, 369, 1100, 411]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"out_pfb"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "out_pwr"
	      Ports		      [3]
	      Position		      [1055, 299, 1100, 341]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"out_pwr"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "out_thr"
	      Ports		      [3]
	      Position		      [1055, 524, 1100, 566]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "No. of samples(2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "nsamples=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11"
	      System {
		Name			"out_thr"
		Location		[72, 155, 1083, 787]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 183, 675, 197]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "trig"
		  Position		  [355, 343, 385, 357]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [275, 313, 305, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [505, 281, 535, 299]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [865, 179, 920, 201]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [865, 229, 920, 251]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [415, 319, 455, 361]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [695, 182, 725, 198]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [2]
		  Position		  [985, 185, 1015, 220]
		  Location		  [6, 49, 1022, 733]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Tag			  "xps:bram"
		  Ports			  [3, 1]
		  Position		  [745, 161, 825, 219]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/Shared BRAM"
		  SourceType		  ""
		  ShowPortLabels	  on
		  arith_type		  "Unsigned"
		  addr_width		  "nsamples"
		  data_width		  "32"
		  data_bin_pt		  "0"
		  init_vals		  "zeros(1,4096)"
		  sample_rate		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 2]
		  Position		  [555, 280, 605, 320]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Counter Length (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "CounterBits=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "nsamples"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [480, 332, 520, 348]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 63, 335, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "freeze_cntr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  2
		  Points		  [15, 0; 0, -70; 105, 0]
		  Branch {
		    DstBlock		    "bram"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "posedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "trig"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [80, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, -120]
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -30]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "thr_lim"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [585, 650, 685, 680]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_comp1_thr"
"_lim_user_data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "event"
	      Position		      [635, 248, 665, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "powerout"
	      Position		      [635, 328, 665, 342]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pfb_bin"
	      Position		      [635, 403, 665, 417]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "fft_bin"
	      Position		      [635, 483, 665, 497]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "threshout"
	      Position		      [635, 558, 665, 572]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [1320, 838, 1350, 852]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out_sync"
	      Position		      [1320, 903, 1350, 917]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_en\n"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[900, 0; 0, 80]
		Branch {
		  Points		  [0, 80]
		  Branch {
		    Points		    [0, 70]
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "out_thr"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "out_fft"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "out_pfb"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "out_pwr"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "out_event"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, 445]
		Branch {
		  Points		  [0, 90]
		  DstBlock		  "in_fft"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "in_thr"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -60]
		Branch {
		  Points		  [0, -145]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[130, 0]
		Branch {
		  Points		  [0, 345]
		  DstBlock		  "in_fft"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "out_event"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [255, 0; 0, -135]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay12"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      Points		      [0, 0; 135, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Register2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -560; -480, 0]
		DstBlock		"Concat3"
		DstPort			3
	      }
	      Branch {
		DstBlock		"we"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay11"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -330]
		  Branch {
		    DstBlock		    "out_thr"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -95]
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "out_event"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "out_pwr"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "out_pfb"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "out_fft"
		    DstPort		    2
		    }
		  }
		}
		Branch {
		  DstBlock		  "Logical"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"out_sync"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [45, 0; 0, 25]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -55]
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "C1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		DstBlock		"event"
		DstPort			1
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, -50]
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [95, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -50]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "thr_lim"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "thr_lim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "Delay11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_sync"
	      SrcPort		      1
	      Points		      [0, 0; 250, 0]
	      Branch {
		Points			[0, -215]
		Branch {
		  DstBlock		  "in_fft"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -90]
		  DstBlock		  "in_thr"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[25, 0]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Delay12"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Delay9"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, -35]
		DstBlock		"out_thr"
		DstPort			1
	      }
	      Branch {
		DstBlock		"threshout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		DstBlock		"fft_bin"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55]
		DstBlock		"out_fft"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, -35]
		DstBlock		"out_pfb"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pfb_bin"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 415]
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "count_in"
	      SrcPort		      1
	      Points		      [0, 0; 110, 0]
	      Branch {
		Points			[0, 100]
		DstBlock		"FFT_Bin"
		DstPort			1
	      }
	      Branch {
		DstBlock		"PFB_Bin"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [30, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PFB_Bin"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT_Bin"
	      SrcPort		      1
	      Points		      [30, 0; 0, -20]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"out_pwr"
		DstPort			1
	      }
	      Branch {
		DstBlock		"powerout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "fft_in"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, -115]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 375; 0, 0]
		Branch {
		  Points		  [0, 145]
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Delay8"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "thresh_in"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		Points			[0, -145]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 310]
		Branch {
		  Points		  [0, 25]
		  DstBlock		  "in_thr"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "comp2"
	  Ports			  [4, 7]
	  Position		  [1355, 613, 1450, 787]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "CPU Bitwidth|FFT Size (2^?)|PFB Size  (2^?)"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "CPUWidth=@1;FFTSize=@2;PFBSize=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "CPUWidth|FFTSize|PFBSize"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "comp2"
	    Location		    [2, 74, 998, 706]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "thresh_in"
	      Position		      [15, 73, 45, 87]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fft_in"
	      Position		      [15, 153, 45, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "count_in"
	      Position		      [55, 253, 85, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fft_sync"
	      Position		      [245, 728, 275, 742]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [685, 492, 735, 543]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "C1"
	      Ports		      [0, 1]
	      Position		      [620, 526, 665, 554]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [305, 205, 355, 260]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [305, 285, 355, 340]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [305, 50, 355, 105]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [455, 475, 485, 505]
	      Value		      "0"
	      OutDataTypeMode	      "double"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [195, 204, 265, 236]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth - PFBSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [195, 284, 265, 316]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth - FFTSize"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [195, 24, 265, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth-1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [60, 145, 105, 175]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "CPUWidth"
	      bin_pt		      "CPUWidth - 3"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [685, 573, 735, 622]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [400, 212, 445, 258]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      Ports		      [1, 1]
	      Position		      [780, 637, 825, 683]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay11"
	      Ports		      [1, 1]
	      Position		      [880, 712, 925, 758]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay12"
	      Ports		      [1, 1]
	      Position		      [480, 560, 525, 590]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [400, 292, 445, 338]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [400, 137, 445, 183]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [400, 367, 445, 413]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [780, 712, 825, 758]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [395, 655, 440, 685]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [400, 57, 445, 103]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [400, 442, 445, 488]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      Ports		      [1, 1]
	      Position		      [570, 777, 615, 823]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [3, 1]
	      Position		      [1025, 600, 1075, 720]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [850, 453, 895, 497]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [1150, 648, 1195, 692]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [595, 568, 645, 597]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [780, 785, 825, 840]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 68, 255, 112]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [775, 509, 820, 556]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [480, 638, 525, 682]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Input"
	      Ports		      [4]
	      Position		      [165, 427, 195, 473]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Input"
		Location		[2, 74, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [40, 58, 70, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [40, 103, 70, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [40, 148, 70, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sync"
		  Position		  [40, 193, 70, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [185, 95, 250, 125]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [185, 50, 250, 80]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [185, 140, 250, 170]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [185, 185, 250, 215]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "scope_ct_p1"
		  Ports			  [4]
		  Position		  [480, 42, 580, 223]
		  Location		  [6, 49, 1022, 710]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  TimeRange		  "225.9933774834437"
		  YMin			  "0~0~0~0"
		  YMax			  "0.014~0.02~140~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "scope_ct_p1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Sync"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Output"
	      Ports		      [7]
	      Position		      [1245, 255, 1295, 325]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Output"
		Location		[2, 74, 1014, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [35, 53, 65, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [35, 88, 65, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [35, 123, 65, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataD"
		  Position		  [35, 158, 65, 172]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataE"
		  Position		  [35, 193, 65, 207]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataF "
		  Position		  [35, 228, 65, 242]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataG "
		  Position		  [35, 263, 65, 277]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [185, 80, 250, 110]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [185, 45, 250, 75]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [185, 115, 250, 145]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [185, 150, 250, 180]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  Ports			  [1, 1]
		  Position		  [185, 185, 250, 215]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [185, 220, 250, 250]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  Ports			  [1, 1]
		  Position		  [185, 255, 250, 285]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope_output"
		  Ports			  [7]
		  Position		  [425, 131, 475, 199]
		  Location		  [5, 49, 1033, 775]
		  Open			  off
		  NumInputPorts		  "7"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "Event"
		    axes2		    "PowerOut"
		    axes3		    "PFB Bin"
		    axes4		    "FFT Bin"
		    axes5		    "ThreshOut"
		    axes6		    "WE"
		    axes7		    "OutSync"
		  }
		  TimeRange		  "152.1280625333588"
		  YMin			  "0~0~0~0~0~0~0"
		  YMax			  "1~0.01~40~150~0.01~1~1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "DataD"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataE"
		  SrcPort		  1
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataF "
		  SrcPort		  1
		  DstBlock		  "Gateway Out6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataG "
		  SrcPort		  1
		  DstBlock		  "Gateway Out7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope_output"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 25]
		  DstBlock		  "Scope_output"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [85, 0; 0, 50]
		  DstBlock		  "Scope_output"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [95, 0; 0, 75]
		  DstBlock		  "Scope_output"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  Points		  [75, 0; 0, -25]
		  DstBlock		  "Scope_output"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -50]
		  DstBlock		  "Scope_output"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  Points		  [95, 0; 0, -75]
		  DstBlock		  "Scope_output"
		  DstPort		  7
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [210, 246, 255, 274]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "PFBSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "FFTSize"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [210, 326, 255, 354]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "FFTSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [620, 476, 665, 504]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "FFTSize"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "thr_lim"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [500, 475, 600, 505]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_comp2_thr"
"_lim_user_data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "event"
	      Position		      [550, 73, 580, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "powerout"
	      Position		      [550, 153, 580, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pfb_bin"
	      Position		      [550, 228, 580, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "fft_bin"
	      Position		      [550, 308, 580, 322]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "threshout"
	      Position		      [550, 383, 580, 397]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [1235, 663, 1265, 677]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out_sync"
	      Position		      [980, 728, 1010, 742]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "thresh_in"
	      SrcPort		      1
	      Points		      [0, 0; 75, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	      Branch {
		Points			[0, 310]
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Scope_Input"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 375]
		Branch {
		  DstBlock		  "Delay8"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 145]
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Concat2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "fft_in"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"powerout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Scope_Output"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "count_in"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[40, 0]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Scope_Input"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 415]
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"pfb_bin"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Scope_Output"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		DstBlock		"fft_bin"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Scope_Output"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"Scope_Output"
		DstPort			5
	      }
	      Branch {
		DstBlock		"threshout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "fft_sync"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -110]
		Branch {
		  Points		  [-210, 0; 0, -160]
		  DstBlock		  "Scope_Input"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Delay12"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"Delay9"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "Delay11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "thr_lim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thr_lim"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Delay10"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"event"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35; 725, 0]
		DstBlock		"Scope_Output"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "C1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay11"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -380]
		  DstBlock		  "Scope_Output"
		  DstPort		  7
		}
		Branch {
		  DstBlock		  "Logical"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"out_sync"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"we"
		DstPort			1
	      }
	      Branch {
		Points			[0, -360]
		DstBlock		"Scope_Output"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      Points		      [0, 0; 135, 0]
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay12"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [260, 0; 0, -135]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[70, 0]
		Branch {
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 285]
		DstBlock		"Scope_Input"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ct_power"
	  Ports			  [3, 3]
	  Position		  [170, 219, 265, 391]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Multiply Latency|Add Latency|Data Width"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "mult_lat=@1;add_lat=@2;DataWidth=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|2|DataWidth"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "ct_power"
	    Location		    [709, 139, 1476, 768]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [55, 78, 85, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [55, 228, 85, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_sync"
	      Position		      [55, 338, 85, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Input"
	      Ports		      [4]
	      Position		      [610, 297, 640, 343]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Input"
		Location		[4, 74, 1016, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [35, 53, 65, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [30, 118, 60, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [30, 163, 60, 177]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sync"
		  Position		  [30, 233, 60, 247]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [180, 110, 245, 140]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [180, 45, 245, 75]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [180, 155, 245, 185]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [180, 225, 245, 255]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "scope_ct_p1"
		  Ports			  [4]
		  Position		  [480, 42, 580, 223]
		  Location		  [6, 49, 1030, 775]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  TimeRange		  "225.9933774834437"
		  YMin			  "0~0~0~0"
		  YMax			  "0.014~0.02~140~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "Sync"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [215, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5; 145, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [75, 0; 0, 5]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a1"
	      Ports		      [2, 1]
	      Position		      [345, 62, 395, 113]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_lat"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a2"
	      Ports		      [2, 1]
	      Position		      [350, 207, 400, 258]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_lat"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [125, 36, 165, 129]
	      AttributesFormatString  "16_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "16"
	      bin_pt		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [125, 186, 165, 279]
	      AttributesFormatString  "16_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "16"
	      bin_pt		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sync"
	      Ports		      [1, 1]
	      Position		      [235, 321, 285, 369]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "add_lat+mult_lat"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m1"
	      Ports		      [2, 1]
	      Position		      [235, 22, 285, 73]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m2"
	      Ports		      [2, 1]
	      Position		      [235, 92, 285, 143]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m3"
	      Ports		      [2, 1]
	      Position		      [235, 172, 285, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m4"
	      Ports		      [2, 1]
	      Position		      [235, 242, 285, 293]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pout1"
	      Position		      [460, 83, 490, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pout2"
	      Position		      [460, 228, 490, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout_sync"
	      Position		      [460, 338, 490, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25; 20, 0]
		Branch {
		  Points		  [0, 270]
		  DstBlock		  "Scope_Input"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "m1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"m1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"m2"
		DstPort			2
	      }
	      Branch {
		Points			[15, 0]
		Branch {
		  DstBlock		  "m2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 215; 400, 0]
		  DstBlock		  "Scope_Input"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"m3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"m3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "m2"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 205]
		DstBlock		"Scope_Input"
		DstPort			3
	      }
	      Branch {
		Points			[15, 0]
		DstBlock		"a1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 245]
		DstBlock		"Scope_Input"
		DstPort			4
	      }
	      Branch {
		DstBlock		"pout1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "m3"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "a2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m4"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "a2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a2"
	      SrcPort		      1
	      DstBlock		      "pout2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "a1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		DstBlock		"m4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"m4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "delay_sync"
	      SrcPort		      1
	      DstBlock		      "dout_sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din_sync"
	      SrcPort		      1
	      DstBlock		      "delay_sync"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Reloaded 'c_to_ri' blocks.\nMay need to"
" change \nbitwidth and binary point"
	      Position		      [155, 393]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "empty"
	  Ports			  [1, 1]
	  Position		  [865, 822, 895, 838]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_power"
	  Ports			  [3, 3]
	  Position		  [320, 614, 415, 786]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Multiply Latency|Add Latency|Data Width"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "mult_lat=@1;add_lat=@2;DataWidth=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|2|DataWidth"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fft_power"
	    Location		    [1217, 171, 1892, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [55, 78, 85, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [55, 228, 85, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_sync"
	      Position		      [55, 338, 85, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Input"
	      Ports		      [4]
	      Position		      [610, 297, 640, 343]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Input"
		Location		[6, 74, 1018, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [35, 53, 65, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [30, 118, 60, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [30, 163, 60, 177]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sync"
		  Position		  [30, 233, 60, 247]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [185, 110, 250, 140]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [185, 45, 250, 75]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [185, 155, 250, 185]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [180, 225, 245, 255]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "scope_ct_p1"
		  Ports			  [4]
		  Position		  [480, 42, 580, 223]
		  Location		  [6, 49, 1030, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  TimeRange		  "225.9933774834437"
		  YMin			  "0~0~0~0"
		  YMax			  "0.014~0.02~140~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "Sync"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5; 145, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [65, 0; 0, 5; 145, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -15]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a1"
	      Ports		      [2, 1]
	      Position		      [345, 62, 395, 113]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_lat"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a2"
	      Ports		      [2, 1]
	      Position		      [350, 207, 400, 258]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_lat"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [125, 35, 165, 130]
	      AttributesFormatString  "16_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "16"
	      bin_pt		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [125, 185, 165, 280]
	      AttributesFormatString  "16_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "16"
	      bin_pt		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sync"
	      Ports		      [1, 1]
	      Position		      [235, 321, 285, 369]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "add_lat+mult_lat"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m1"
	      Ports		      [2, 1]
	      Position		      [235, 22, 285, 73]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m2"
	      Ports		      [2, 1]
	      Position		      [235, 92, 285, 143]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m3"
	      Ports		      [2, 1]
	      Position		      [235, 172, 285, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m4"
	      Ports		      [2, 1]
	      Position		      [235, 242, 285, 293]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*(DataWidth-1)"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pout1"
	      Position		      [460, 83, 490, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pout2"
	      Position		      [460, 228, 490, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout_sync"
	      Position		      [460, 338, 490, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 240]
		DstBlock		"Scope_Input"
		DstPort			3
	      }
	      Branch {
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"m1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"m1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		DstBlock		"m2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"m2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"m3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"m3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "m2"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "a1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 215]
		DstBlock		"Scope_Input"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pout1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "m3"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "a2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m4"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "a2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a2"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 80]
		DstBlock		"Scope_Input"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pout2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "m1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "a1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"m4"
		DstPort			2
	      }
	      Branch {
		DstBlock		"m4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_sync"
	      SrcPort		      1
	      Points		      [145, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Scope_Input"
		DstPort			4
	      }
	      Branch {
		DstBlock		"dout_sync"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din_sync"
	      SrcPort		      1
	      DstBlock		      "delay_sync"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Reloaded 'c_to_ri' blocks.\nMay need to"
" change \nbitwidth and binary point"
	      Position		      [160, 403]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fullcount"
	  Ports			  [1, 1]
	  Position		  [1155, 700, 1205, 750]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "FFTSize+PFBSize"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale"
	  Ports			  [4, 4]
	  Position		  [515, 223, 630, 387]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Data Bitwidth|Mulitply Latency|Test Scale"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "DataWidth=@1;mult_lat=@2;scale=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "DataWidth|3|1"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "scale"
	    Location		    [862, 484, 1874, 1134]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "avgin1"
	      Position		      [55, 78, 85, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avgin2"
	      Position		      [55, 208, 85, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [55, 338, 85, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avgin_sync"
	      Position		      [60, 438, 90, 452]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [15, 130, 45, 160]
	      Value		      "scale"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [15, 260, 45, 290]
	      Value		      "scale"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [475, 120, 520, 150]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*DataWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [480, 250, 525, 280]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "2*DataWidth"
	      bin_pt		      "2*DataWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [270, 422, 315, 468]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [270, 322, 315, 368]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [395, 107, 445, 158]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [400, 237, 450, 288]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_lat"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 129, 330, 161]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "DataWidth - ceil(DataWidth/2)"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [290, 259, 330, 291]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "DataWidth - ceil(DataWidth/2) "
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Scope_Input"
	      Ports		      [4]
	      Position		      [655, 42, 685, 88]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"Scope_Input"
		Location		[6, 74, 1018, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DataA"
		  Position		  [35, 53, 65, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataB"
		  Position		  [30, 118, 60, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "DataC"
		  Position		  [30, 163, 60, 177]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sync"
		  Position		  [30, 233, 60, 247]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [185, 110, 250, 140]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [185, 45, 250, 75]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [180, 155, 245, 185]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [180, 225, 245, 255]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "scope_ct_p1"
		  Ports			  [4]
		  Position		  [480, 42, 580, 223]
		  Location		  [-2, 485, 1022, 1154]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  TimeRange		  "225.9933774834437"
		  YMin			  "0~0~0~0"
		  YMax			  "0.014~0.02~140~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Line {
		  SrcBlock		  "Sync"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5; 145, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataC"
		  SrcPort		  1
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5; 145, 0]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataA"
		  SrcPort		  1
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -15]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataB"
		  SrcPort		  1
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [70, 0; 0, 5]
		  DstBlock		  "scope_ct_p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [200, 131, 245, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "DataWidth"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 261, 245, 289]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "DataWidth"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "p1_scale"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [75, 130, 175, 160]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "ceil(DataWidth/2)"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale_p1_"
"scale_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "p2_scale"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [75, 260, 175, 290]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "ceil(DataWidth/2)"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale_p2_"
"scale_user_data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "scale1"
	      Position		      [655, 128, 685, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "scale2"
	      Position		      [655, 258, 685, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [505, 338, 535, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avgout_sync"
	      Position		      [505, 438, 535, 452]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "scale2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Scope_Input"
		DstPort			3
	      }
	      Branch {
		DstBlock		"scale1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "avgin_sync"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "avgout_sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "p2_scale"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "p1_scale"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "avgin2"
	      SrcPort		      1
	      Points		      [135, 0; 0, 35]
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "p1_scale"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "p2_scale"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Scope_Input"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "avgin1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[110, 0; 0, 35; 105, 0]
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Scope_Input"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Mult"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -35]
		DstBlock		"Scope_Input"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale1_snap"
	  Ports			  [2]
	  Position		  [965, 294, 1010, 336]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "scale1_snap"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale1_sn"
"ap_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale1_sn"
"ap_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale2_snap"
	  Ports			  [2]
	  Position		  [965, 579, 1010, 621]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "scale2_snap"
	    Location		    [2, 70, 1022, 720]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [180, 300, 210, 330]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [665, 256, 695, 274]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      Ports		      [3, 1]
	      Position		      [715, 273, 760, 317]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [985, 183, 1015, 217]
	      Location		      [5, 49, 1021, 733]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en"
	      Ports		      [1, 1]
	      Position		      [350, 301, 385, 329]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [645, 302, 685, 318]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [140, 78, 190, 112]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 377, 520, 393]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge1"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_done"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [785, 280, 885, 310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale2_sn"
"ap_snap_done_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_en"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [230, 300, 330, 330]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "jplsetispec_thresh_rev003_thr_scale2_sn"
"ap_snap_en_user_data_out"
	    }
	    Line {
	      SrcBlock		      "snap_en"
	      SrcPort		      1
	      DstBlock		      "en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "snap_bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "snap_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "snap_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70; 105, 0]
		Branch {
		  DstBlock		  "snap_bram"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"posedge1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "snap_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "snap_bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "snap_done"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "posedge1"
	      SrcPort		      1
	      Points		      [170, 0; 0, -90]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap_avg"
	  Ports			  [3]
	  Position		  [630, 514, 675, 556]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap_avg"
	    Location		    [72, 155, 1083, 787]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [275, 313, 305, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [985, 185, 1015, 220]
	      Location		      [6, 49, 1022, 733]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "zeros(1,4096)"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, -70; 105, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [80, 0; 0, 10]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -30]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap_fft"
	  Ports			  [3]
	  Position		  [490, 984, 535, 1026]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap_fft"
	    Location		    [72, 155, 1083, 787]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [275, 313, 305, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [985, 185, 1015, 220]
	      Location		      [6, 49, 1022, 733]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "zeros(1,4096)"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, -70; 105, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [80, 0; 0, 10]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -30]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap_pwr"
	  Ports			  [3]
	  Position		  [370, 469, 415, 511]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11|2"
	  System {
	    Name		    "snap_pwr"
	    Location		    [-47, 113, 964, 745]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [645, 183, 675, 197]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [355, 343, 385, 357]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [275, 313, 305, 327]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [505, 281, 535, 299]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [865, 179, 920, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [865, 229, 920, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [415, 319, 455, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [695, 182, 725, 198]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [985, 185, 1015, 220]
	      Location		      [-3, 41, 1021, 735]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 161, 825, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "zeros(1,4096)"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "freeze_cntr"
	      Ports		      [2, 2]
	      Position		      [555, 280, 605, 320]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Counter Length (2^?)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "CounterBits=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "nsamples"
	      System {
		Name			"freeze_cntr"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [100, 213, 130, 227]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [210, 208, 240, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [250, 274, 320, 306]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^CounterBits - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [270, 200, 320, 255]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "CounterBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "1023"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [240, 130, 265, 150]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [280, 125, 325, 180]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [145, 201, 200, 274]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [2, 1]
		  Position		  [345, 258, 390, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "addr"
		  Position		  [370, 223, 400, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "we"
		  Position		  [350, 148, 380, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 45; -270, 0]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [480, 332, 520, 348]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -30]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, -120]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [80, 0; 0, 10]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, -70; 105, 0]
	      Branch {
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync1"
	  Ports			  [1, 1]
	  Position		  [490, 502, 520, 518]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "31"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync2"
	  Ports			  [1, 1]
	  Position		  [320, 467, 350, 483]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync3"
	  Ports			  [1, 1]
	  Position		  [170, 137, 200, 153]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "DataWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync5"
	  Ports			  [1, 1]
	  Position		  [350, 1067, 380, 1083]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "DataWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_event"
	  Position		  [1640, 213, 1670, 227]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_pwr_out"
	  Position		  [1700, 238, 1730, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_pfb_bin"
	  Position		  [1640, 263, 1670, 277]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_fft_bin"
	  Position		  [1700, 288, 1730, 302]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_thr_out"
	  Position		  [1640, 313, 1670, 327]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_we"
	  Position		  [1700, 338, 1730, 352]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1_sync"
	  Position		  [1640, 363, 1670, 377]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_event"
	  Position		  [1640, 618, 1670, 632]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_pwr_out"
	  Position		  [1700, 643, 1730, 657]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_pfb_bin"
	  Position		  [1640, 668, 1670, 682]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_fft_bin"
	  Position		  [1700, 693, 1730, 707]
	  Port			  "11"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_thr_out"
	  Position		  [1640, 718, 1670, 732]
	  Port			  "12"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_we"
	  Position		  [1700, 743, 1730, 757]
	  Port			  "13"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2_sync"
	  Position		  [1640, 768, 1670, 782]
	  Port			  "14"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "LED_p2event"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out48"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out47"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out46"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out45"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out44"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "Scope7"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "Scope7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out38"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out37"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out36"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out35"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out34"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope6"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out33"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope6"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out32"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out26"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Scope"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Scope1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Scope"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Scope1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Gateway Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct_sync"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -195]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ct_power"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  1
	  Points		  [30, 0; 0, -20; 220, 0]
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "scale1_snap"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "avg_FIFO1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync2"
	  SrcPort		  1
	  DstBlock		  "snap_pwr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  6
	  Points		  [0, 0; 55, 0]
	  Branch {
	    DstBlock		    "p1_we"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Gateway Out40"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  1
	  Points		  [0, 0; 105, 0]
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "Gateway Out35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [55, 0]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "p1_event"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "sync1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [10, 0; 0, 20]
	  DstBlock		  "snap_avg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "snap_en\n"
	  SrcPort		  1
	  Points		  [0, 0; 125, 0]
	  Branch {
	    Points		    [0, -415]
	    Branch {
	      Points		      [0, -45]
	      DstBlock		      "snap_pwr"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "snap_avg"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [1080, 0]
	    DstBlock		    "comp1"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "snap_fft"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  4
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "empty"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Gateway Out20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Gateway Out22"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [105, 0]
	    Branch {
	      Points		      [0, 130]
	      DstBlock		      "Gateway Out34"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -220]
	      Branch {
		Points			[0, -85]
		Branch {
		  DstBlock		  "Gateway Out29"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -20]
		  Branch {
		    DstBlock		    "Gateway Out11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -205]
		    DstBlock		    "avg_FIFO1"
		    DstPort		    3
		  }
		}
	      }
	      Branch {
		DstBlock		"avg_FIFO2"
		DstPort			3
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "avg_FIFO2"
	  SrcPort		  2
	  Points		  [75, 0; 0, 230; -440, 0; 0, 45]
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Gateway Out19"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "empty"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "avg_FIFO1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg"
	  SrcPort		  4
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -225]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "scale"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "snap_avg"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0; 455, 0]
	  Branch {
	    DstBlock		    "comp2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Gateway Out31"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "LED_p1event"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg"
	  SrcPort		  3
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, 105]
	    Branch {
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -145]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "scale"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Gateway Out18"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [370, 0]
	    Branch {
	      Points		      [0, 140]
	      DstBlock		      "Gateway Out21"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -100]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Gateway Out15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fft_sync"
	  SrcPort		  1
	  Points		  [0, 0; 145, 0]
	  Branch {
	    Points		    [0, 340]
	    DstBlock		    "Gateway Out17"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "fft_power"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "fft_pole2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "fft_power"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_pole1"
	  SrcPort		  1
	  Points		  [165, 0]
	  Branch {
	    DstBlock		    "fft_power"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 430]
	    DstBlock		    "sync5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ct_pole2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ct_power"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ct_pole1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "sync3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ct_power"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  7
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 215]
	    DstBlock		    "Gateway Out48"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_sync"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  6
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Gateway Out47"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_we"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  5
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "Gateway Out46"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_thr_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  4
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, 230]
	    DstBlock		    "Gateway Out45"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_fft_bin"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  3
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 235]
	    DstBlock		    "Gateway Out44"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_pfb_bin"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  2
	  Points		  [85, 0]
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "Gateway Out43"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p2_pwr_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp2"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    Points		    [50, 0]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "p2_event"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Gateway Out42"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  7
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, 180]
	    DstBlock		    "Gateway Out41"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p1_sync"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  5
	  Points		  [0, 0; 65, 0]
	  Branch {
	    Points		    [0, 190]
	    DstBlock		    "Gateway Out39"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p1_thr_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  4
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Gateway Out38"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p1_fft_bin"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  3
	  Points		  [0, 0; 85, 0]
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "Gateway Out37"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p1_pfb_bin"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "comp1"
	  SrcPort		  2
	  Points		  [0, 0; 95, 0]
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Gateway Out36"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "p1_pwr_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0; 475, 0]
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Gateway Out30"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -195]
	    Branch {
	      DstBlock		      "Gateway Out26"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -190]
	      DstBlock		      "comp1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "fullcount"
	  SrcPort		  1
	  Points		  [0, 0; 95, 0]
	  Branch {
	    DstBlock		    "comp2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 180]
	    DstBlock		    "Gateway Out32"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -255]
	    Branch {
	      DstBlock		      "Gateway Out27"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -175]
	      DstBlock		      "comp1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "fft_power"
	  SrcPort		  2
	  Points		  [55, 0; 0, -20]
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg_FIFO2"
	  SrcPort		  4
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg_FIFO2"
	  SrcPort		  3
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg_FIFO1"
	  SrcPort		  4
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg_FIFO1"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avg_FIFO2"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "comp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_power"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    Points		    [125, 0]
	    Branch {
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 345]
	    DstBlock		    "snap_fft"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "avg_FIFO1"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Gateway Out25"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "comp1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fft_power"
	  SrcPort		  3
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "snap_fft"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      Points		      [0, -30; 100, 0]
	      Branch {
		Points			[0, 290]
		DstBlock		"Gateway Out13"
		DstPort			1
	      }
	      Branch {
		Points			[170, 0]
		Branch {
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 35]
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
	      }
	    }
	    Branch {
	      Points		      [0, 35; 0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110; 0, 0]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [105, 0; 0, -40]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  3
	  Points		  [0, 0; 220, 0]
	  Branch {
	    Points		    [0, 240]
	    Branch {
	      Points		      [0, 45]
	      DstBlock		      "scale2_snap"
	      DstPort		      2
	    }
	    Branch {
	      Labels		      [1, 0]
	      Points		      [180, 0]
	      Branch {
		Points			[0, 530]
		DstBlock		"Gateway Out23"
		DstPort			1
	      }
	      Branch {
		DstBlock		"avg_FIFO2"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      DstBlock		      "scale1_snap"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "avg_FIFO1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  2
	  Points		  [0, 0; 265, 0]
	  Branch {
	    Points		    [0, 305]
	    DstBlock		    "scale2_snap"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [205, 0; 0, 250]
	    Branch {
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "avg_FIFO2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "avg"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "scale"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "avg"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, 165]
	    Branch {
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 100]
	      DstBlock		      "sync1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "scale"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ct_power"
	  SrcPort		  3
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -175]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "avg"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "snap_pwr"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "ct_power"
	  SrcPort		  2
	  DstBlock		  "avg"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ct_power"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "sync2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "avg"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "fullcount"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [335, 0; 0, 10; 165, 0]
	  Branch {
	    DstBlock		    "comp2"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Gateway Out33"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -280]
	    Branch {
	      Points		      [0, -160]
	      DstBlock		      "comp1"
	      DstPort		      4
	    }
	    Branch {
	      DstBlock		      "Gateway Out28"
	      DstPort		      1
	    }
	  }
	}
	Annotation {
	  Name			  "'pout_sync' goes HI one clk \nbefore 'avgou"
"t' changes.\n'valid' pulses HI along with \n'avgout' changing."
	  Position		  [370, 433]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "'re' HI when 'dout_sync'\npulses and FIFO n"
"ot empty"
	  Position		  [735, 858]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "'re' HI when 'dout_sync'\npulses and FIFO n"
"ot empty"
	  Position		  [1125, 178]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Reset 'fullcount' first rising_edge('fft_sy"
"nc') "
	  Position		  [965, 747]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "thr_cpu_ctrl"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [105, 270, 205, 300]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "jplsetispec_thresh_rev003_thr_cpu_ctrl_user_dat"
"a_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "thr_cpu_ctrl_sim"
      Ports		      [0, 1]
      Position		      [40, 276, 70, 294]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Mux Data for CT and FFT Syncs:\n\n0 -> Interchi"
"p Connection\n1 -> User Generated External Sync\n2 -> Periodic Sync Generator"
"\n3 -> Periodic Sync Generator (Same as 2)\n\nMux Data for CT and FFT Inputs:"
"\n\n0 -> Interchip Connection\n1 -> Test Vector Generator (TVG)\n2 -> All Zer"
"oes (0's)\n3 -> All Ones (1's)"
      MaskPromptString	      "Corner Turner Sync Mux Select|Corner Turner Dat"
"a 1 Mux Select|Corner Turner Data 2 Mux Select|FFT Sync Mux Select|FFT Data 1"
" Mux Select|FFT Data 2 Mux Select|User Generated Sync Stimulator Pulse Period"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "ctSyncMuxSel=@1;ctData1MuxSel=@2;ctData2MuxSel="
"@3;fftSyncMuxSel=@4;fftData1MuxSel=@5;fftData2MuxSel=@6;syncStimulusPeriod=@7"
";"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|0|0|0|0|0|2^(5+7)"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"thr_cpu_ctrl_sim"
	Location		[2, 74, 1014, 724]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [9, 1]
	  Position		  [330, 16, 380, 604]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "9"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [410, 287, 455, 333]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Disregard Subsystem"
	  Tag			  "discardX"
	  Ports			  []
	  Position		  [34, 15, 85, 65]
	  ShowName		  off
	  AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	  SourceBlock		  "xbsIndex_r3/Disregard Subsystem"
	  SourceType		  "Xilinx Disregard Subsystem For Generation"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [490, 299, 545, 321]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_data1_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 425, 215, 455]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "ctData1MuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_data2_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 360, 215, 390]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "ctData2MuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ct_sync_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 555, 215, 585]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "ctSyncMuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ct_sync_usr_pulse"
	  Ports			  [0, 1]
	  Position		  [170, 496, 245, 514]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Sync Period"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "syncPeriod=@1;"
	  MaskInitialization	  "if (syncPeriod < 2),\n    errordlg('Sync pe"
"riod must be 2 or greater.');\nend\n\nsyncPeriodBits = 1 + floor(log2(syncPer"
"iod));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "syncStimulusPeriod"
	  System {
	    Name		    "ct_sync_usr_pulse"
	    Location		    [321, 74, 776, 290]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [245, 30, 295, 80]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [250, 128, 295, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_wrap_delay"
	      Ports		      [2, 1]
	      Position		      [125, 132, 175, 183]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_period"
	      Ports		      [0, 1]
	      Position		      [25, 126, 70, 144]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "syncPeriod"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wrap_offset"
	      Ports		      [0, 1]
	      Position		      [25, 171, 70, 189]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [400, 143, 430, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "wrap_offset"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_period"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [-40, 0; 0, 85]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -95]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sub_wrap_delay"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_data1_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 165, 215, 195]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "fftData1MuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_data2_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 100, 215, 130]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "fftData2MuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_sync_mux_sel"
	  Ports			  [0, 1]
	  Position		  [170, 295, 215, 325]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "fftSyncMuxSel"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_sync_usr_pulse"
	  Ports			  [0, 1]
	  Position		  [170, 236, 245, 254]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Sync Period"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "syncPeriod=@1;"
	  MaskInitialization	  "if (syncPeriod < 2),\n    errordlg('Sync pe"
"riod must be 2 or greater.');\nend\n\nsyncPeriodBits = 1 + floor(log2(syncPer"
"iod));\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "syncStimulusPeriod"
	  System {
	    Name		    "fft_sync_usr_pulse"
	    Location		    [321, 74, 776, 290]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [245, 30, 295, 80]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [250, 128, 295, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_wrap_delay"
	      Ports		      [2, 1]
	      Position		      [125, 132, 175, 183]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_period"
	      Ports		      [0, 1]
	      Position		      [25, 126, 70, 144]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "syncPeriod"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wrap_offset"
	      Ports		      [0, 1]
	      Position		      [25, 171, 70, 189]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "syncPeriodBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [400, 143, 430, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sub_wrap_delay"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [-40, 0; 0, 85]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_period"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wrap_offset"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "sub_wrap_delay"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pad_zeroes"
	  Ports			  [0, 1]
	  Position		  [170, 35, 215, 65]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [580, 303, 610, 317]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct_sync_usr_pulse"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_sync_usr_pulse"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_data1_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pad_zeroes"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ct_sync_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "ct_data1_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "ct_data2_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fft_sync_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_data2_mux_sel"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "snap_en_sim"
      SrcPort		      1
      DstBlock		      "snap_en"
      DstPort		      1
    }
    Line {
      SrcBlock		      "snap_en"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      1
      Points		      [0, 0; 155, 0]
      Branch {
	Points			[0, 245]
	DstBlock		"Gateway Out"
	DstPort			1
      }
      Branch {
	DstBlock		"thr"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      2
      Points		      [0, 0; 140, 0]
      Branch {
	Points			[0, 240]
	DstBlock		"Gateway Out1"
	DstPort			1
      }
      Branch {
	DstBlock		"thr"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      3
      Points		      [0, 0; 125, 0]
      Branch {
	Points			[0, 235]
	DstBlock		"Gateway Out2"
	DstPort			1
      }
      Branch {
	DstBlock		"thr"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      4
      Points		      [0, 0; 110, 0]
      Branch {
	Points			[0, 230]
	DstBlock		"Gateway Out3"
	DstPort			1
      }
      Branch {
	DstBlock		"thr"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      5
      Points		      [0, 0; 95, 0]
      Branch {
	DstBlock		"thr"
	DstPort			5
      }
      Branch {
	Points			[0, 225]
	DstBlock		"Gateway Out4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "in"
      SrcPort		      6
      Points		      [0, 0; 80, 0]
      Branch {
	Points			[0, 220]
	DstBlock		"Gateway Out5"
	DstPort			1
      }
      Branch {
	DstBlock		"thr"
	DstPort			6
      }
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      Points		      [10, 0; 0, -55]
      DstBlock		      "thr"
      DstPort		      7
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      1
      Points		      [0, 0; 115, 0]
      Branch {
	Points			[0, 255]
	DstBlock		"Gateway Out6"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      2
      Points		      [0, 0; 105, 0]
      Branch {
	Points			[0, 265]
	DstBlock		"Gateway Out7"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      3
      Points		      [0, 0; 95, 0]
      Branch {
	Points			[0, 275]
	DstBlock		"Gateway Out8"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      4
      Points		      [0, 0; 85, 0]
      Branch {
	Points			[0, 285]
	DstBlock		"Gateway Out9"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      5
      Points		      [0, 0; 75, 0]
      Branch {
	Points			[0, 295]
	DstBlock		"Gateway Out10"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      6
      Points		      [0, 0; 65, 0]
      Branch {
	Points			[0, 305]
	DstBlock		"Gateway Out11"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			6
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      7
      Points		      [0, 0; 55, 0]
      Branch {
	Points			[0, 315]
	DstBlock		"Gateway Out12"
	DstPort			1
      }
      Branch {
	DstBlock		"rec"
	DstPort			7
      }
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      8
      DstBlock		      "rec"
      DstPort		      8
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      9
      DstBlock		      "rec"
      DstPort		      9
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      10
      DstBlock		      "rec"
      DstPort		      10
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      11
      DstBlock		      "rec"
      DstPort		      11
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      12
      DstBlock		      "rec"
      DstPort		      12
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      13
      DstBlock		      "rec"
      DstPort		      13
    }
    Line {
      SrcBlock		      "thr"
      SrcPort		      14
      DstBlock		      "rec"
      DstPort		      14
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out10"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out11"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out12"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "thr_cpu_ctrl"
      SrcPort		      1
      DstBlock		      "in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "thr_cpu_ctrl_sim"
      SrcPort		      1
      DstBlock		      "thr_cpu_ctrl"
      DstPort		      1
    }
    Annotation {
      Name		      "Designer: Unknown\nCopied from: 'jplsetispec_mk"
"2\\bee2_usr_thr_rev_033.mdl'\nChanges: Because libraries have moved, 'c_ri' b"
"lock needed\nto be readded (check bitwidth/binary point parameter).\nStatus: "
"Everything appears fine"
      Position		      [320, 43]
      DropShadow	      on
    }
    Annotation {
      Name		      "Inputs simulated in 'in' block.\nMultiplexed by"
" 'thr_cpu_ctrl_sim'."
      Position		      [305, 153]
      DropShadow	      on
    }
    Annotation {
      Name		      "(Inputs simulate correctly.)"
      Position		      [625, 623]
      DropShadow	      on
    }
    Annotation {
      Name		      "(All inputs simulate correctly)"
      Position		      [870, 653]
      DropShadow	      on
    }
    Annotation {
      Name		      "PFB size: 12\nFFT size: 15"
      Position		      [522, 24]
      DropShadow	      on
    }
    Annotation {
      Name		      "Writes Power, Threshold, \nevent flag, pfb bin,"
" fft bin\nto 128-bit wide \n'Shared FIFO'"
      Position		      [878, 142]
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    0"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"H\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    8     0         0    &    \"XO8F5E,E]U<W)"
"?=&AR97-H+W-Y<V=E;@X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $     "
"    $  \" #$P   .    2     8    (    !          %    \"     $    8     0     "
"    0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $       "
"   4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0        "
" !0    @    !     0    $         $  ! #     .    ,     8    (    !          %"
"    \"                0         0          X   !P!   !@    @    \"          4"
"    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            "
"<WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <"
"&%R=                    '-P965D                  !T97-T8F5N8V@             <&"
"%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQ"
"O8VM?;&]C                       .    Z     8    (     @         %    \"     $"
"    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D"
"95]C9@                      #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @           #P/PX    X    !@    @    &          4    ("
"     0    $    !          D    (               .    ,     8    (    !        "
"  %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $         "
" 4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !"
"0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $ "
"         4    (     0    <    !         !     '    >&,R=G W,  .    ,     8   "
" (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@   "
" @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \""
"     0         !0    @    !    !@    $         $     8   !F9C$W,#0   X   !8  "
"  !@    @    $          4    (     0   \"(    !         !     B    +B]J<&QS97"
"1I<W!E8U]T:')E<VA?<F5V,# S+W-Y<V=E;@        X    P    !@    @    $          4"
"    (     0    $    !         !   0 U    #@   #     &    \"     0         !0 "
"   @               $         $          .      T   8    (     @         %    "
"\"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I"
";VX #@    @$   &    \"     (         !0    @    !     0    $         !0 $ !, "
"   !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<"
"&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0   "
"           &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          %   "
" \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (   "
"      !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,"
"    .    N     8    (     0         %    \"     $    \"     0         .    0 "
"    8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!."
"971L:7-T       .    0     8    (    !          %    \"     $    +     0      "
"   0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0         %    \"  "
"   $    \"     0         .    .     8    (    !          %    \"     $    '  "
"   0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @   "
" !    !P    $         $     <   !T87)G970R  X    P    !@    @    $          4"
"    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0 "
"   @    !     P    $         $  # &]F9@ .    2     8    (    !          %    "
"\"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !("
"    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:"
"6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P   "
" $         $  # &]F9@ .    F @   8    (     @         %    \"     $    !     "
"0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #@ P  !@    @    \""
"          4    (     0    $    !          4 !  0     0   ,    !X:6QI;GAF86UI;"
"'D     <&%R=                '-P965D              !P86-K86=E            <WEN=&"
"AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9  "
"  &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO"
"8P         .    .     8    (    !          %    \"     $    (     0         0"
"    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $"
"         $     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0  "
"  (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    !    "
"!@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    ( "
"    0    ,    !         !   P!84U0 #@   $@    &    \"     0         !0    @  "
"  !    &     $         $    !@    N+V)E93)?=7-R7W1H<F5S:\"]S>7-G96X.    ,    "
" 8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !"
"@    @    $          4    (     0    (    !         !   @ Q,   #@   $@    &  "
"  \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&"
"\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0   "
"      0  , ;V9F  X    P    !@    @    $          4    (     0    $    !      "
"   !   0 P    #@   #     &    \"     0         !0    @               $       "
"  $          .    8 0   8    (     @         %    \"     $    !     0        "
" %  0 $P    $   #1    ;F=C7V-O;F9I9P           '-Y;G1H97-I<U]L86YG=6%G90!S>6Y"
"T:&5S:7-?=&]O;       >&EL:6YX9F%M:6QY         '!A<G0                   !S<&5E"
"9                   =&5S=&)E;F-H             '!A8VMA9V4               !D:7)E8"
"W1O<GD             <WES8VQK7W!E<FEO9        &-L;V-K7VQO8P                    "
"  #@   .@    &    \"     (         !0    @    !     0    $         !0 $ !4   "
" !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X"
"    X    !@    @    &          4    (     0    $    !          D    (        "
"    \\#\\.    .     8    (    !@         %    \"     $    !     0         )  "
"  \"               #@   #     &    \"     0         !0    @    !    !     $  "
"       $  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0   "
"      0  , 6%-4  X    X    !@    @    $          4    (     0    @    !      "
"   !     (    5FER=&5X,E .    .     8    (    !          %    \"     $    '  "
"   0         0    !P   'AC,G9P-S  #@   #     &    \"     0         !0    @   "
" !     @    $         $  \" \"TW   .    ,     8    (    !          %    \"   "
"  $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     "
"0    8    !         !     &    9F8Q-S T   .    2     8    (    !          %  "
"  \"     $    5     0         0    %0   \"XO8F5E,E]U<W)?=&AR+W-Y<V=E;@    X  "
"  P    !@    @    $          4    (     0    $    !         !   0 U    #@   #"
"     &    \"     0         !0    @               $         $          "
  }
}
