{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1512998864881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1512998865031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:27:38 2017 " "Processing started: Mon Dec 11 14:27:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1512998865031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1512998865031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_contr -c VGA_contr " "Command: quartus_sta VGA_contr -c VGA_contr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1512998865091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1512998865201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1512998870941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1512998871081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1512998871081 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_contr.sdc " "Synopsys Design Constraints File file not found: 'VGA_contr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1512998876101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1512998876151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PLL:inst4\|clk_int PLL:inst4\|clk_int " "create_clock -period 1.000 -name PLL:inst4\|clk_int PLL:inst4\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1512998876201 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpga_clk fpga_clk " "create_clock -period 1.000 -name fpga_clk fpga_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1512998876201 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1512998876201 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1512998876641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1512998876701 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1512998876981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1512998877471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1512998877681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1512998877681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.685 " "Worst-case setup slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685       -63.796 PLL:inst4\|clk_int  " "   -1.685       -63.796 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103        -0.103 fpga_clk  " "   -0.103        -0.103 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998877881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.012 " "Worst-case hold slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.012 fpga_clk  " "   -0.012        -0.012 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 PLL:inst4\|clk_int  " "    0.402         0.000 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998877971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998877971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998878171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998878361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998878461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998878461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 fpga_clk  " "   -3.000        -4.285 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998878461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -71.960 PLL:inst4\|clk_int  " "   -1.285       -71.960 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998878461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998878461 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1512998879611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1512998879691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1512998884231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1512998884591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1512998884691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1512998884691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.423 " "Worst-case setup slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -52.645 PLL:inst4\|clk_int  " "   -1.423       -52.645 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028        -0.028 fpga_clk  " "   -0.028        -0.028 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998884791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.037 " "Worst-case hold slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.037 fpga_clk  " "   -0.037        -0.037 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 PLL:inst4\|clk_int  " "    0.354         0.000 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998884891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998884891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998885021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998885111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998885211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998885211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 fpga_clk  " "   -3.000        -4.285 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998885211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -71.960 PLL:inst4\|clk_int  " "   -1.285       -71.960 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998885211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998885211 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1512998886181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1512998890531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1512998890541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1512998890541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.351 " "Worst-case setup slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351        -6.970 PLL:inst4\|clk_int  " "   -0.351        -6.970 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 fpga_clk  " "    0.179         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998890641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 fpga_clk  " "    0.004         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 PLL:inst4\|clk_int  " "    0.181         0.000 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998890741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998890741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998890841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1512998890951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998891061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998891061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.303 fpga_clk  " "   -3.000        -4.303 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998891061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -56.000 PLL:inst4\|clk_int  " "   -1.000       -56.000 PLL:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1512998891061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1512998891061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1512998894041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1512998894041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1512998895331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:28:15 2017 " "Processing ended: Mon Dec 11 14:28:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1512998895331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1512998895331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1512998895331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1512998895331 ""}
