
WASH_VED_MACHINE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004708  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  080047c8  080047c8  000057c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800499c  0800499c  0000607c  2**0
                  CONTENTS
  4 .ARM          00000000  0800499c  0800499c  0000607c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800499c  0800499c  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800499c  0800499c  0000599c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049a0  080049a0  000059a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080049a4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  2000007c  08004a20  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08004a20  00006320  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd3a  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000200d  00000000  00000000  00013dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  00015df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8d  00000000  00000000  00016b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012406  00000000  00000000  000175f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010777  00000000  00000000  000299fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b050  00000000  00000000  0003a172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a51c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037f0  00000000  00000000  000a5208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a89f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080047b0 	.word	0x080047b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	080047b0 	.word	0x080047b0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <Delay_us>:
#define DATA_HIGH() HAL_GPIO_WritePin(DATA_GPIO_Port, DATA_Pin, GPIO_PIN_SET)
#define DATA_LOW()  HAL_GPIO_WritePin(DATA_GPIO_Port, DATA_Pin, GPIO_PIN_RESET);


void Delay_us (int time)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	for (int i=0; i<time; i++)
 8000410:	2300      	movs	r3, #0
 8000412:	60fb      	str	r3, [r7, #12]
 8000414:	e00c      	b.n	8000430 <Delay_us+0x28>
	{
		for (int j=0; j<7; j++)
 8000416:	2300      	movs	r3, #0
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	e003      	b.n	8000424 <Delay_us+0x1c>
		{
			__asm__("nop");
 800041c:	46c0      	nop			@ (mov r8, r8)
		for (int j=0; j<7; j++)
 800041e:	68bb      	ldr	r3, [r7, #8]
 8000420:	3301      	adds	r3, #1
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	2b06      	cmp	r3, #6
 8000428:	ddf8      	ble.n	800041c <Delay_us+0x14>
	for (int i=0; i<time; i++)
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	3301      	adds	r3, #1
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	429a      	cmp	r2, r3
 8000436:	dbee      	blt.n	8000416 <Delay_us+0xe>
		}
	}
}
 8000438:	46c0      	nop			@ (mov r8, r8)
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	b004      	add	sp, #16
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <start>:

void start (void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0

	CLK_HIGH();
 8000448:	2380      	movs	r3, #128	@ 0x80
 800044a:	005b      	lsls	r3, r3, #1
 800044c:	480c      	ldr	r0, [pc, #48]	@ (8000480 <start+0x3c>)
 800044e:	2201      	movs	r2, #1
 8000450:	0019      	movs	r1, r3
 8000452:	f001 fe27 	bl	80020a4 <HAL_GPIO_WritePin>
	DATA_HIGH();
 8000456:	2380      	movs	r3, #128	@ 0x80
 8000458:	009b      	lsls	r3, r3, #2
 800045a:	4809      	ldr	r0, [pc, #36]	@ (8000480 <start+0x3c>)
 800045c:	2201      	movs	r2, #1
 800045e:	0019      	movs	r1, r3
 8000460:	f001 fe20 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (2);
 8000464:	2002      	movs	r0, #2
 8000466:	f7ff ffcf 	bl	8000408 <Delay_us>
	DATA_LOW();
 800046a:	2380      	movs	r3, #128	@ 0x80
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4804      	ldr	r0, [pc, #16]	@ (8000480 <start+0x3c>)
 8000470:	2200      	movs	r2, #0
 8000472:	0019      	movs	r1, r3
 8000474:	f001 fe16 	bl	80020a4 <HAL_GPIO_WritePin>
}
 8000478:	46c0      	nop			@ (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	48000400 	.word	0x48000400

08000484 <stop>:

void stop (void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	CLK_LOW();
 8000488:	2380      	movs	r3, #128	@ 0x80
 800048a:	005b      	lsls	r3, r3, #1
 800048c:	4812      	ldr	r0, [pc, #72]	@ (80004d8 <stop+0x54>)
 800048e:	2200      	movs	r2, #0
 8000490:	0019      	movs	r1, r3
 8000492:	f001 fe07 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (2);
 8000496:	2002      	movs	r0, #2
 8000498:	f7ff ffb6 	bl	8000408 <Delay_us>
	DATA_LOW();
 800049c:	2380      	movs	r3, #128	@ 0x80
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	480d      	ldr	r0, [pc, #52]	@ (80004d8 <stop+0x54>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	0019      	movs	r1, r3
 80004a6:	f001 fdfd 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (2);
 80004aa:	2002      	movs	r0, #2
 80004ac:	f7ff ffac 	bl	8000408 <Delay_us>
	CLK_HIGH();
 80004b0:	2380      	movs	r3, #128	@ 0x80
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	4808      	ldr	r0, [pc, #32]	@ (80004d8 <stop+0x54>)
 80004b6:	2201      	movs	r2, #1
 80004b8:	0019      	movs	r1, r3
 80004ba:	f001 fdf3 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (2);
 80004be:	2002      	movs	r0, #2
 80004c0:	f7ff ffa2 	bl	8000408 <Delay_us>
	DATA_HIGH();
 80004c4:	2380      	movs	r3, #128	@ 0x80
 80004c6:	009b      	lsls	r3, r3, #2
 80004c8:	4803      	ldr	r0, [pc, #12]	@ (80004d8 <stop+0x54>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	0019      	movs	r1, r3
 80004ce:	f001 fde9 	bl	80020a4 <HAL_GPIO_WritePin>
}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	48000400 	.word	0x48000400

080004dc <waitforAck>:

void waitforAck (void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	CLK_LOW();
 80004e0:	2380      	movs	r3, #128	@ 0x80
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	480d      	ldr	r0, [pc, #52]	@ (800051c <waitforAck+0x40>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	0019      	movs	r1, r3
 80004ea:	f001 fddb 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (5); // After the falling edge of the eighth clock delay 5us
 80004ee:	2005      	movs	r0, #5
 80004f0:	f7ff ff8a 	bl	8000408 <Delay_us>
	              // ACK signals the beginning of judgment
//	while (dio);  // Check the state of the Data pin
	CLK_HIGH();
 80004f4:	2380      	movs	r3, #128	@ 0x80
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	4808      	ldr	r0, [pc, #32]	@ (800051c <waitforAck+0x40>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	0019      	movs	r1, r3
 80004fe:	f001 fdd1 	bl	80020a4 <HAL_GPIO_WritePin>
	Delay_us (2);
 8000502:	2002      	movs	r0, #2
 8000504:	f7ff ff80 	bl	8000408 <Delay_us>
	CLK_LOW();
 8000508:	2380      	movs	r3, #128	@ 0x80
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	4803      	ldr	r0, [pc, #12]	@ (800051c <waitforAck+0x40>)
 800050e:	2200      	movs	r2, #0
 8000510:	0019      	movs	r1, r3
 8000512:	f001 fdc7 	bl	80020a4 <HAL_GPIO_WritePin>
}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	48000400 	.word	0x48000400

08000520 <writeByte>:

void writeByte (uint8_t byte)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	0002      	movs	r2, r0
 8000528:	1dfb      	adds	r3, r7, #7
 800052a:	701a      	strb	r2, [r3, #0]
	int i;
	for (i = 0; i<8; i++)
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	e02f      	b.n	8000592 <writeByte+0x72>
	{
		CLK_LOW();
 8000532:	2380      	movs	r3, #128	@ 0x80
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	481b      	ldr	r0, [pc, #108]	@ (80005a4 <writeByte+0x84>)
 8000538:	2200      	movs	r2, #0
 800053a:	0019      	movs	r1, r3
 800053c:	f001 fdb2 	bl	80020a4 <HAL_GPIO_WritePin>
		if (byte & 0x01) // low front
 8000540:	1dfb      	adds	r3, r7, #7
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	2201      	movs	r2, #1
 8000546:	4013      	ands	r3, r2
 8000548:	d007      	beq.n	800055a <writeByte+0x3a>
		{
			DATA_HIGH();
 800054a:	2380      	movs	r3, #128	@ 0x80
 800054c:	009b      	lsls	r3, r3, #2
 800054e:	4815      	ldr	r0, [pc, #84]	@ (80005a4 <writeByte+0x84>)
 8000550:	2201      	movs	r2, #1
 8000552:	0019      	movs	r1, r3
 8000554:	f001 fda6 	bl	80020a4 <HAL_GPIO_WritePin>
 8000558:	e006      	b.n	8000568 <writeByte+0x48>
		}
		else
		{
			DATA_LOW();
 800055a:	2380      	movs	r3, #128	@ 0x80
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	4811      	ldr	r0, [pc, #68]	@ (80005a4 <writeByte+0x84>)
 8000560:	2200      	movs	r2, #0
 8000562:	0019      	movs	r1, r3
 8000564:	f001 fd9e 	bl	80020a4 <HAL_GPIO_WritePin>
		}
		Delay_us (3);
 8000568:	2003      	movs	r0, #3
 800056a:	f7ff ff4d 	bl	8000408 <Delay_us>
		byte = byte >> 1;
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	1dfa      	adds	r2, r7, #7
 8000572:	7812      	ldrb	r2, [r2, #0]
 8000574:	0852      	lsrs	r2, r2, #1
 8000576:	701a      	strb	r2, [r3, #0]
		CLK_HIGH();
 8000578:	2380      	movs	r3, #128	@ 0x80
 800057a:	005b      	lsls	r3, r3, #1
 800057c:	4809      	ldr	r0, [pc, #36]	@ (80005a4 <writeByte+0x84>)
 800057e:	2201      	movs	r2, #1
 8000580:	0019      	movs	r1, r3
 8000582:	f001 fd8f 	bl	80020a4 <HAL_GPIO_WritePin>
		Delay_us (3);
 8000586:	2003      	movs	r0, #3
 8000588:	f7ff ff3e 	bl	8000408 <Delay_us>
	for (i = 0; i<8; i++)
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	3301      	adds	r3, #1
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	2b07      	cmp	r3, #7
 8000596:	ddcc      	ble.n	8000532 <writeByte+0x12>
	}
}
 8000598:	46c0      	nop			@ (mov r8, r8)
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b004      	add	sp, #16
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	48000400 	.word	0x48000400

080005a8 <TM1637_WriteData>:

void TM1637_WriteData (uint8_t Addr, uint8_t *data, int size)
{
 80005a8:	b590      	push	{r4, r7, lr}
 80005aa:	b087      	sub	sp, #28
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60b9      	str	r1, [r7, #8]
 80005b0:	607a      	str	r2, [r7, #4]
 80005b2:	240f      	movs	r4, #15
 80005b4:	193b      	adds	r3, r7, r4
 80005b6:	1c02      	adds	r2, r0, #0
 80005b8:	701a      	strb	r2, [r3, #0]
	start();
 80005ba:	f7ff ff43 	bl	8000444 <start>
	writeByte(0x40);
 80005be:	2040      	movs	r0, #64	@ 0x40
 80005c0:	f7ff ffae 	bl	8000520 <writeByte>
	waitforAck();
 80005c4:	f7ff ff8a 	bl	80004dc <waitforAck>
	stop();
 80005c8:	f7ff ff5c 	bl	8000484 <stop>

	start();
 80005cc:	f7ff ff3a 	bl	8000444 <start>
	writeByte(Addr);
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ffa3 	bl	8000520 <writeByte>
	waitforAck();
 80005da:	f7ff ff7f 	bl	80004dc <waitforAck>
	for (int i=0; i<size; i++)
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
 80005e2:	e00b      	b.n	80005fc <TM1637_WriteData+0x54>
	{
		writeByte(data[i]);
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	18d3      	adds	r3, r2, r3
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	0018      	movs	r0, r3
 80005ee:	f7ff ff97 	bl	8000520 <writeByte>
		waitforAck();
 80005f2:	f7ff ff73 	bl	80004dc <waitforAck>
	for (int i=0; i<size; i++)
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	3301      	adds	r3, #1
 80005fa:	617b      	str	r3, [r7, #20]
 80005fc:	697a      	ldr	r2, [r7, #20]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	429a      	cmp	r2, r3
 8000602:	dbef      	blt.n	80005e4 <TM1637_WriteData+0x3c>
	}
	stop();
 8000604:	f7ff ff3e 	bl	8000484 <stop>

	start();
 8000608:	f7ff ff1c 	bl	8000444 <start>
	writeByte(0x8A);
 800060c:	208a      	movs	r0, #138	@ 0x8a
 800060e:	f7ff ff87 	bl	8000520 <writeByte>
	waitforAck();
 8000612:	f7ff ff63 	bl	80004dc <waitforAck>
	stop();
 8000616:	f7ff ff35 	bl	8000484 <stop>
}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	46bd      	mov	sp, r7
 800061e:	b007      	add	sp, #28
 8000620:	bd90      	pop	{r4, r7, pc}
	...

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000628:	f000 feb4 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f97e 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000630:	f000 fa92 	bl	8000b58 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000634:	f000 fa60 	bl	8000af8 <MX_USART1_UART_Init>
  MX_ADC_Init();
 8000638:	f000 f9e0 	bl	80009fc <MX_ADC_Init>
  MX_TIM6_Init();
 800063c:	f000 fa3a 	bl	8000ab4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc);
 8000640:	4ba6      	ldr	r3, [pc, #664]	@ (80008dc <main+0x2b8>)
 8000642:	0018      	movs	r0, r3
 8000644:	f001 f86e 	bl	8001724 <HAL_ADC_Start>
  printf("system start\n\r");
 8000648:	4ba5      	ldr	r3, [pc, #660]	@ (80008e0 <main+0x2bc>)
 800064a:	0018      	movs	r0, r3
 800064c:	f003 f9b2 	bl	80039b4 <iprintf>
  state = 0;
 8000650:	4ba4      	ldr	r3, [pc, #656]	@ (80008e4 <main+0x2c0>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
  task_start_time = 0;
 8000656:	4ba4      	ldr	r3, [pc, #656]	@ (80008e8 <main+0x2c4>)
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc, 1000);
 800065c:	23fa      	movs	r3, #250	@ 0xfa
 800065e:	009a      	lsls	r2, r3, #2
 8000660:	4b9e      	ldr	r3, [pc, #632]	@ (80008dc <main+0x2b8>)
 8000662:	0011      	movs	r1, r2
 8000664:	0018      	movs	r0, r3
 8000666:	f001 f8b1 	bl	80017cc <HAL_ADC_PollForConversion>
	  readPotvalue = HAL_ADC_GetValue(&hadc);
 800066a:	4b9c      	ldr	r3, [pc, #624]	@ (80008dc <main+0x2b8>)
 800066c:	0018      	movs	r0, r3
 800066e:	f001 f945 	bl	80018fc <HAL_ADC_GetValue>
 8000672:	0003      	movs	r3, r0
 8000674:	b29a      	uxth	r2, r3
 8000676:	4b9d      	ldr	r3, [pc, #628]	@ (80008ec <main+0x2c8>)
 8000678:	801a      	strh	r2, [r3, #0]
	  //DisplayDashes();
	  switch (state)
 800067a:	4b9a      	ldr	r3, [pc, #616]	@ (80008e4 <main+0x2c0>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b06      	cmp	r3, #6
 8000680:	d900      	bls.n	8000684 <main+0x60>
 8000682:	e11c      	b.n	80008be <main+0x29a>
 8000684:	009a      	lsls	r2, r3, #2
 8000686:	4b9a      	ldr	r3, [pc, #616]	@ (80008f0 <main+0x2cc>)
 8000688:	18d3      	adds	r3, r2, r3
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	469f      	mov	pc, r3
	  {
		  case 0:
			  DisplayDashes();
 800068e:	f000 fc15 	bl	8000ebc <DisplayDashes>
			  processPulse();
 8000692:	f000 faf5 	bl	8000c80 <processPulse>
			  break;
 8000696:	e11f      	b.n	80008d8 <main+0x2b4>

		  case 1:

			  if (!initial_display_done)
 8000698:	4b96      	ldr	r3, [pc, #600]	@ (80008f4 <main+0x2d0>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d10c      	bne.n	80006ba <main+0x96>
			  {
				  Display_fifty();
 80006a0:	f000 fbc4 	bl	8000e2c <Display_fifty>
				  task_start_time = HAL_GetTick();
 80006a4:	f000 fed0 	bl	8001448 <HAL_GetTick>
 80006a8:	0002      	movs	r2, r0
 80006aa:	4b8f      	ldr	r3, [pc, #572]	@ (80008e8 <main+0x2c4>)
 80006ac:	601a      	str	r2, [r3, #0]
				  initial_display_done = 1;
 80006ae:	4b91      	ldr	r3, [pc, #580]	@ (80008f4 <main+0x2d0>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
				  countdown_seconds = 20;
 80006b4:	4b90      	ldr	r3, [pc, #576]	@ (80008f8 <main+0x2d4>)
 80006b6:	2214      	movs	r2, #20
 80006b8:	601a      	str	r2, [r3, #0]
			  }

			  if (HAL_GetTick() - task_start_time >= 2000)
 80006ba:	f000 fec5 	bl	8001448 <HAL_GetTick>
 80006be:	0002      	movs	r2, r0
 80006c0:	4b89      	ldr	r3, [pc, #548]	@ (80008e8 <main+0x2c4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	1ad2      	subs	r2, r2, r3
 80006c6:	23fa      	movs	r3, #250	@ 0xfa
 80006c8:	00db      	lsls	r3, r3, #3
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d200      	bcs.n	80006d0 <main+0xac>
 80006ce:	e0fa      	b.n	80008c6 <main+0x2a2>
			  {
				  HAL_GPIO_WritePin(REL_SIG_1_GPIO_Port, REL_SIG_1_Pin, GPIO_PIN_SET);
 80006d0:	2380      	movs	r3, #128	@ 0x80
 80006d2:	011b      	lsls	r3, r3, #4
 80006d4:	4889      	ldr	r0, [pc, #548]	@ (80008fc <main+0x2d8>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	0019      	movs	r1, r3
 80006da:	f001 fce3 	bl	80020a4 <HAL_GPIO_WritePin>
				  //printf("20 sec countdown starts....\n\r");
				  if (HAL_GetTick() - task_start_time < 23000)
 80006de:	f000 feb3 	bl	8001448 <HAL_GetTick>
 80006e2:	0002      	movs	r2, r0
 80006e4:	4b80      	ldr	r3, [pc, #512]	@ (80008e8 <main+0x2c4>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	4a85      	ldr	r2, [pc, #532]	@ (8000900 <main+0x2dc>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d802      	bhi.n	80006f6 <main+0xd2>
				  {
					  TM1637_Countdown_20Sec();
 80006f0:	f000 fb1a 	bl	8000d28 <TM1637_Countdown_20Sec>
					      coin_pulse = 0;
					      initial_display_done = 0;
					  }
				  }
			  }
			  break;
 80006f4:	e0e7      	b.n	80008c6 <main+0x2a2>
					  if (countdown_seconds == 0)
 80006f6:	4b80      	ldr	r3, [pc, #512]	@ (80008f8 <main+0x2d4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d000      	beq.n	8000700 <main+0xdc>
 80006fe:	e0e2      	b.n	80008c6 <main+0x2a2>
					      printf("20 sec countdown completed\n");
 8000700:	4b80      	ldr	r3, [pc, #512]	@ (8000904 <main+0x2e0>)
 8000702:	0018      	movs	r0, r3
 8000704:	f003 f9bc 	bl	8003a80 <puts>
					      HAL_GPIO_WritePin(REL_SIG_1_GPIO_Port, REL_SIG_1_Pin, GPIO_PIN_RESET);
 8000708:	2380      	movs	r3, #128	@ 0x80
 800070a:	011b      	lsls	r3, r3, #4
 800070c:	487b      	ldr	r0, [pc, #492]	@ (80008fc <main+0x2d8>)
 800070e:	2200      	movs	r2, #0
 8000710:	0019      	movs	r1, r3
 8000712:	f001 fcc7 	bl	80020a4 <HAL_GPIO_WritePin>
					      printf("return to IDLE\n\r");
 8000716:	4b7c      	ldr	r3, [pc, #496]	@ (8000908 <main+0x2e4>)
 8000718:	0018      	movs	r0, r3
 800071a:	f003 f94b 	bl	80039b4 <iprintf>
					      state = 0;
 800071e:	4b71      	ldr	r3, [pc, #452]	@ (80008e4 <main+0x2c0>)
 8000720:	2200      	movs	r2, #0
 8000722:	701a      	strb	r2, [r3, #0]
					      coin_pulse = 0;
 8000724:	4b79      	ldr	r3, [pc, #484]	@ (800090c <main+0x2e8>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
					      initial_display_done = 0;
 800072a:	4b72      	ldr	r3, [pc, #456]	@ (80008f4 <main+0x2d0>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
			  break;
 8000730:	e0c9      	b.n	80008c6 <main+0x2a2>

		  case 2:
			  if (!initial_display_done)
 8000732:	4b70      	ldr	r3, [pc, #448]	@ (80008f4 <main+0x2d0>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d10c      	bne.n	8000754 <main+0x130>
			  {
				  Display_1dhiram();
 800073a:	f000 fb9b 	bl	8000e74 <Display_1dhiram>
				  task_start_time = HAL_GetTick();
 800073e:	f000 fe83 	bl	8001448 <HAL_GetTick>
 8000742:	0002      	movs	r2, r0
 8000744:	4b68      	ldr	r3, [pc, #416]	@ (80008e8 <main+0x2c4>)
 8000746:	601a      	str	r2, [r3, #0]
				  initial_display_done = 1;
 8000748:	4b6a      	ldr	r3, [pc, #424]	@ (80008f4 <main+0x2d0>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
				  countdown_seconds = 20;
 800074e:	4b6a      	ldr	r3, [pc, #424]	@ (80008f8 <main+0x2d4>)
 8000750:	2214      	movs	r2, #20
 8000752:	601a      	str	r2, [r3, #0]
			  }
			  if (HAL_GetTick() - task_start_time >= 2000)
 8000754:	f000 fe78 	bl	8001448 <HAL_GetTick>
 8000758:	0002      	movs	r2, r0
 800075a:	4b63      	ldr	r3, [pc, #396]	@ (80008e8 <main+0x2c4>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	1ad2      	subs	r2, r2, r3
 8000760:	23fa      	movs	r3, #250	@ 0xfa
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	429a      	cmp	r2, r3
 8000766:	d200      	bcs.n	800076a <main+0x146>
 8000768:	e0af      	b.n	80008ca <main+0x2a6>
			  {
				  state = 3;
 800076a:	4b5e      	ldr	r3, [pc, #376]	@ (80008e4 <main+0x2c0>)
 800076c:	2203      	movs	r2, #3
 800076e:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8000770:	e0ab      	b.n	80008ca <main+0x2a6>

		  case 3:
			  if (HAL_GetTick() - task_start_time < 23000)
 8000772:	f000 fe69 	bl	8001448 <HAL_GetTick>
 8000776:	0002      	movs	r2, r0
 8000778:	4b5b      	ldr	r3, [pc, #364]	@ (80008e8 <main+0x2c4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	4a60      	ldr	r2, [pc, #384]	@ (8000900 <main+0x2dc>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d802      	bhi.n	800078a <main+0x166>
			  {
				  TM1637_Countdown_20Sec();
 8000784:	f000 fad0 	bl	8000d28 <TM1637_Countdown_20Sec>
					  HAL_GPIO_WritePin(SIGNAL_7_GPIO_Port, SIGNAL_7_Pin, GPIO_PIN_SET);
					  task_start_time = HAL_GetTick();
					  state = 4;
				  }
			  }
			  break;
 8000788:	e0a1      	b.n	80008ce <main+0x2aa>
				  if(countdown_seconds == 0)
 800078a:	4b5b      	ldr	r3, [pc, #364]	@ (80008f8 <main+0x2d4>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d000      	beq.n	8000794 <main+0x170>
 8000792:	e09c      	b.n	80008ce <main+0x2aa>
					  printf("GPIO 3 5 6 enabled\n\r");
 8000794:	4b5e      	ldr	r3, [pc, #376]	@ (8000910 <main+0x2ec>)
 8000796:	0018      	movs	r0, r3
 8000798:	f003 f90c 	bl	80039b4 <iprintf>
					  HAL_GPIO_WritePin(SIGNAL_3_GPIO_Port, SIGNAL_3_Pin, GPIO_PIN_SET);
 800079c:	2390      	movs	r3, #144	@ 0x90
 800079e:	05db      	lsls	r3, r3, #23
 80007a0:	2201      	movs	r2, #1
 80007a2:	2104      	movs	r1, #4
 80007a4:	0018      	movs	r0, r3
 80007a6:	f001 fc7d 	bl	80020a4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(SIGNAL_5_GPIO_Port, SIGNAL_5_Pin, GPIO_PIN_SET);
 80007aa:	2390      	movs	r3, #144	@ 0x90
 80007ac:	05db      	lsls	r3, r3, #23
 80007ae:	2201      	movs	r2, #1
 80007b0:	2110      	movs	r1, #16
 80007b2:	0018      	movs	r0, r3
 80007b4:	f001 fc76 	bl	80020a4 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(SIGNAL_7_GPIO_Port, SIGNAL_7_Pin, GPIO_PIN_SET);
 80007b8:	2390      	movs	r3, #144	@ 0x90
 80007ba:	05db      	lsls	r3, r3, #23
 80007bc:	2201      	movs	r2, #1
 80007be:	2140      	movs	r1, #64	@ 0x40
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 fc6f 	bl	80020a4 <HAL_GPIO_WritePin>
					  task_start_time = HAL_GetTick();
 80007c6:	f000 fe3f 	bl	8001448 <HAL_GetTick>
 80007ca:	0002      	movs	r2, r0
 80007cc:	4b46      	ldr	r3, [pc, #280]	@ (80008e8 <main+0x2c4>)
 80007ce:	601a      	str	r2, [r3, #0]
					  state = 4;
 80007d0:	4b44      	ldr	r3, [pc, #272]	@ (80008e4 <main+0x2c0>)
 80007d2:	2204      	movs	r2, #4
 80007d4:	701a      	strb	r2, [r3, #0]
			  break;
 80007d6:	e07a      	b.n	80008ce <main+0x2aa>

		  case 4:
			  if (HAL_GetTick() - task_start_time >= 30000)
 80007d8:	f000 fe36 	bl	8001448 <HAL_GetTick>
 80007dc:	0002      	movs	r2, r0
 80007de:	4b42      	ldr	r3, [pc, #264]	@ (80008e8 <main+0x2c4>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	1ad3      	subs	r3, r2, r3
 80007e4:	4a4b      	ldr	r2, [pc, #300]	@ (8000914 <main+0x2f0>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d973      	bls.n	80008d2 <main+0x2ae>
			  {
				  printf("GPIO 3 5 6 disabled\n\r");
 80007ea:	4b4b      	ldr	r3, [pc, #300]	@ (8000918 <main+0x2f4>)
 80007ec:	0018      	movs	r0, r3
 80007ee:	f003 f8e1 	bl	80039b4 <iprintf>
				  HAL_GPIO_WritePin(SIGNAL_3_GPIO_Port, SIGNAL_3_Pin, GPIO_PIN_RESET);
 80007f2:	2390      	movs	r3, #144	@ 0x90
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	2200      	movs	r2, #0
 80007f8:	2104      	movs	r1, #4
 80007fa:	0018      	movs	r0, r3
 80007fc:	f001 fc52 	bl	80020a4 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(SIGNAL_5_GPIO_Port, SIGNAL_5_Pin, GPIO_PIN_RESET);
 8000800:	2390      	movs	r3, #144	@ 0x90
 8000802:	05db      	lsls	r3, r3, #23
 8000804:	2200      	movs	r2, #0
 8000806:	2110      	movs	r1, #16
 8000808:	0018      	movs	r0, r3
 800080a:	f001 fc4b 	bl	80020a4 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(SIGNAL_7_GPIO_Port, SIGNAL_7_Pin, GPIO_PIN_RESET);
 800080e:	2390      	movs	r3, #144	@ 0x90
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	2200      	movs	r2, #0
 8000814:	2140      	movs	r1, #64	@ 0x40
 8000816:	0018      	movs	r0, r3
 8000818:	f001 fc44 	bl	80020a4 <HAL_GPIO_WritePin>
				  task_start_time = HAL_GetTick(); // Record the start time for the next state
 800081c:	f000 fe14 	bl	8001448 <HAL_GetTick>
 8000820:	0002      	movs	r2, r0
 8000822:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <main+0x2c4>)
 8000824:	601a      	str	r2, [r3, #0]
				  state = 5;
 8000826:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <main+0x2c0>)
 8000828:	2205      	movs	r2, #5
 800082a:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 800082c:	e051      	b.n	80008d2 <main+0x2ae>

		  case 5:
			  printf("GPIO A & B enabled\n\r");
 800082e:	4b3b      	ldr	r3, [pc, #236]	@ (800091c <main+0x2f8>)
 8000830:	0018      	movs	r0, r3
 8000832:	f003 f8bf 	bl	80039b4 <iprintf>
			  HAL_GPIO_WritePin(SIGNAL_A_GPIO_Port, SIGNAL_A_Pin, GPIO_PIN_SET);
 8000836:	4b31      	ldr	r3, [pc, #196]	@ (80008fc <main+0x2d8>)
 8000838:	2201      	movs	r2, #1
 800083a:	2102      	movs	r1, #2
 800083c:	0018      	movs	r0, r3
 800083e:	f001 fc31 	bl	80020a4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SIGNAL_B_GPIO_Port, SIGNAL_B_Pin, GPIO_PIN_SET);
 8000842:	2380      	movs	r3, #128	@ 0x80
 8000844:	00db      	lsls	r3, r3, #3
 8000846:	482d      	ldr	r0, [pc, #180]	@ (80008fc <main+0x2d8>)
 8000848:	2201      	movs	r2, #1
 800084a:	0019      	movs	r1, r3
 800084c:	f001 fc2a 	bl	80020a4 <HAL_GPIO_WritePin>
			  HAL_Delay(5000);
 8000850:	4b33      	ldr	r3, [pc, #204]	@ (8000920 <main+0x2fc>)
 8000852:	0018      	movs	r0, r3
 8000854:	f000 fe02 	bl	800145c <HAL_Delay>
			  printf("GPIO A & B disabled\n\r");
 8000858:	4b32      	ldr	r3, [pc, #200]	@ (8000924 <main+0x300>)
 800085a:	0018      	movs	r0, r3
 800085c:	f003 f8aa 	bl	80039b4 <iprintf>
			  HAL_GPIO_WritePin(SIGNAL_A_GPIO_Port, SIGNAL_A_Pin, GPIO_PIN_RESET);
 8000860:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <main+0x2d8>)
 8000862:	2200      	movs	r2, #0
 8000864:	2102      	movs	r1, #2
 8000866:	0018      	movs	r0, r3
 8000868:	f001 fc1c 	bl	80020a4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SIGNAL_B_GPIO_Port, SIGNAL_B_Pin, GPIO_PIN_RESET);
 800086c:	2380      	movs	r3, #128	@ 0x80
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	4822      	ldr	r0, [pc, #136]	@ (80008fc <main+0x2d8>)
 8000872:	2200      	movs	r2, #0
 8000874:	0019      	movs	r1, r3
 8000876:	f001 fc15 	bl	80020a4 <HAL_GPIO_WritePin>
			  task_start_time = HAL_GetTick();
 800087a:	f000 fde5 	bl	8001448 <HAL_GetTick>
 800087e:	0002      	movs	r2, r0
 8000880:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <main+0x2c4>)
 8000882:	601a      	str	r2, [r3, #0]
			  state = 6;
 8000884:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <main+0x2c0>)
 8000886:	2206      	movs	r2, #6
 8000888:	701a      	strb	r2, [r3, #0]
			  break;
 800088a:	e025      	b.n	80008d8 <main+0x2b4>

		  case 6:
			  TM1637_DisplayClear();
 800088c:	f000 fb4a 	bl	8000f24 <TM1637_DisplayClear>
			  if (HAL_GetTick() - task_start_time >= 90000)
 8000890:	f000 fdda 	bl	8001448 <HAL_GetTick>
 8000894:	0002      	movs	r2, r0
 8000896:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <main+0x2c4>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	1ad3      	subs	r3, r2, r3
 800089c:	4a22      	ldr	r2, [pc, #136]	@ (8000928 <main+0x304>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d919      	bls.n	80008d6 <main+0x2b2>
			  {
				  printf("return to IDLE\n\r");
 80008a2:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <main+0x2e4>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f003 f885 	bl	80039b4 <iprintf>
				  state = 0;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <main+0x2c0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
				  coin_pulse = 0;
 80008b0:	4b16      	ldr	r3, [pc, #88]	@ (800090c <main+0x2e8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	701a      	strb	r2, [r3, #0]
				  initial_display_done = 0;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <main+0x2d0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]

			  }
			  break;
 80008bc:	e00b      	b.n	80008d6 <main+0x2b2>

		  default:
			  state = 0;
 80008be:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <main+0x2c0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
			  break;
 80008c4:	e008      	b.n	80008d8 <main+0x2b4>
			  break;
 80008c6:	46c0      	nop			@ (mov r8, r8)
 80008c8:	e6c8      	b.n	800065c <main+0x38>
			  break;
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	e6c6      	b.n	800065c <main+0x38>
			  break;
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	e6c4      	b.n	800065c <main+0x38>
			  break;
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	e6c2      	b.n	800065c <main+0x38>
			  break;
 80008d6:	46c0      	nop			@ (mov r8, r8)
	  HAL_ADC_PollForConversion(&hadc, 1000);
 80008d8:	e6c0      	b.n	800065c <main+0x38>
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	20000098 	.word	0x20000098
 80008e0:	080047c8 	.word	0x080047c8
 80008e4:	200001b5 	.word	0x200001b5
 80008e8:	200001b8 	.word	0x200001b8
 80008ec:	200001aa 	.word	0x200001aa
 80008f0:	08004914 	.word	0x08004914
 80008f4:	200001a8 	.word	0x200001a8
 80008f8:	200001bc 	.word	0x200001bc
 80008fc:	48000400 	.word	0x48000400
 8000900:	000059d7 	.word	0x000059d7
 8000904:	080047d8 	.word	0x080047d8
 8000908:	080047f4 	.word	0x080047f4
 800090c:	200001b4 	.word	0x200001b4
 8000910:	08004808 	.word	0x08004808
 8000914:	0000752f 	.word	0x0000752f
 8000918:	08004820 	.word	0x08004820
 800091c:	08004838 	.word	0x08004838
 8000920:	00001388 	.word	0x00001388
 8000924:	08004850 	.word	0x08004850
 8000928:	00015f8f 	.word	0x00015f8f

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b095      	sub	sp, #84	@ 0x54
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	2420      	movs	r4, #32
 8000934:	193b      	adds	r3, r7, r4
 8000936:	0018      	movs	r0, r3
 8000938:	2330      	movs	r3, #48	@ 0x30
 800093a:	001a      	movs	r2, r3
 800093c:	2100      	movs	r1, #0
 800093e:	f003 f995 	bl	8003c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000942:	2310      	movs	r3, #16
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	0018      	movs	r0, r3
 8000948:	2310      	movs	r3, #16
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f003 f98d 	bl	8003c6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000952:	003b      	movs	r3, r7
 8000954:	0018      	movs	r0, r3
 8000956:	2310      	movs	r3, #16
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f003 f986 	bl	8003c6c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000960:	0021      	movs	r1, r4
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2212      	movs	r2, #18
 8000966:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2201      	movs	r2, #1
 800096c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2201      	movs	r2, #1
 8000972:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2210      	movs	r2, #16
 8000978:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2210      	movs	r2, #16
 800097e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2202      	movs	r2, #2
 8000984:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	22a0      	movs	r2, #160	@ 0xa0
 8000990:	0392      	lsls	r2, r2, #14
 8000992:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2200      	movs	r2, #0
 8000998:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099a:	187b      	adds	r3, r7, r1
 800099c:	0018      	movs	r0, r3
 800099e:	f001 fbbb 	bl	8002118 <HAL_RCC_OscConfig>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80009a6:	f000 fb11 	bl	8000fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009aa:	2110      	movs	r1, #16
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2207      	movs	r2, #7
 80009b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2202      	movs	r2, #2
 80009b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	2200      	movs	r2, #0
 80009c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	2101      	movs	r1, #1
 80009c8:	0018      	movs	r0, r3
 80009ca:	f001 febf 	bl	800274c <HAL_RCC_ClockConfig>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80009d2:	f000 fafb 	bl	8000fcc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009d6:	003b      	movs	r3, r7
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009dc:	003b      	movs	r3, r7
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009e2:	003b      	movs	r3, r7
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 fff5 	bl	80029d4 <HAL_RCCEx_PeriphCLKConfig>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80009ee:	f000 faed 	bl	8000fcc <Error_Handler>
  }
}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b015      	add	sp, #84	@ 0x54
 80009f8:	bd90      	pop	{r4, r7, pc}
	...

080009fc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	0018      	movs	r0, r3
 8000a06:	230c      	movs	r3, #12
 8000a08:	001a      	movs	r2, r3
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	f003 f92e 	bl	8003c6c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000a10:	4b26      	ldr	r3, [pc, #152]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a12:	4a27      	ldr	r2, [pc, #156]	@ (8000ab0 <MX_ADC_Init+0xb4>)
 8000a14:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a22:	4b22      	ldr	r3, [pc, #136]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a30:	2204      	movs	r2, #4
 8000a32:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000a34:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000a40:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a46:	4b19      	ldr	r3, [pc, #100]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a4e:	22c2      	movs	r2, #194	@ 0xc2
 8000a50:	32ff      	adds	r2, #255	@ 0xff
 8000a52:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a54:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a5c:	2224      	movs	r2, #36	@ 0x24
 8000a5e:	2100      	movs	r1, #0
 8000a60:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a62:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000a68:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 fd1a 	bl	80014a4 <HAL_ADC_Init>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a74:	f000 faaa 	bl	8000fcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	2208      	movs	r2, #8
 8000a7c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	2280      	movs	r2, #128	@ 0x80
 8000a82:	0152      	lsls	r2, r2, #5
 8000a84:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2280      	movs	r2, #128	@ 0x80
 8000a8a:	0552      	lsls	r2, r2, #21
 8000a8c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a8e:	1d3a      	adds	r2, r7, #4
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_ADC_Init+0xb0>)
 8000a92:	0011      	movs	r1, r2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 ff3d 	bl	8001914 <HAL_ADC_ConfigChannel>
 8000a9a:	1e03      	subs	r3, r0, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000a9e:	f000 fa95 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b004      	add	sp, #16
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	20000098 	.word	0x20000098
 8000ab0:	40012400 	.word	0x40012400

08000ab4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000aba:	4a0d      	ldr	r2, [pc, #52]	@ (8000af0 <MX_TIM6_Init+0x3c>)
 8000abc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 47999 - 1;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000ac0:	4a0c      	ldr	r2, [pc, #48]	@ (8000af4 <MX_TIM6_Init+0x40>)
 8000ac2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8000aca:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000acc:	220a      	movs	r2, #10
 8000ace:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ad6:	4b05      	ldr	r3, [pc, #20]	@ (8000aec <MX_TIM6_Init+0x38>)
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f002 f849 	bl	8002b70 <HAL_TIM_Base_Init>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 8000ae2:	f000 fa73 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200000d8 	.word	0x200000d8
 8000af0:	40001000 	.word	0x40001000
 8000af4:	0000bb7e 	.word	0x0000bb7e

08000af8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000afe:	4a15      	ldr	r2, [pc, #84]	@ (8000b54 <MX_USART1_UART_Init+0x5c>)
 8000b00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b02:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b04:	22e1      	movs	r2, #225	@ 0xe1
 8000b06:	0252      	lsls	r2, r2, #9
 8000b08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b1e:	220c      	movs	r2, #12
 8000b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b28:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b3a:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <MX_USART1_UART_Init+0x58>)
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f002 fa11 	bl	8002f64 <HAL_UART_Init>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d001      	beq.n	8000b4a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b46:	f000 fa41 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000120 	.word	0x20000120
 8000b54:	40013800 	.word	0x40013800

08000b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b089      	sub	sp, #36	@ 0x24
 8000b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5e:	240c      	movs	r4, #12
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	0018      	movs	r0, r3
 8000b64:	2314      	movs	r3, #20
 8000b66:	001a      	movs	r2, r3
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f003 f87f 	bl	8003c6c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	4b40      	ldr	r3, [pc, #256]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b70:	695a      	ldr	r2, [r3, #20]
 8000b72:	4b3f      	ldr	r3, [pc, #252]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b74:	2180      	movs	r1, #128	@ 0x80
 8000b76:	0289      	lsls	r1, r1, #10
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	615a      	str	r2, [r3, #20]
 8000b7c:	4b3c      	ldr	r3, [pc, #240]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b7e:	695a      	ldr	r2, [r3, #20]
 8000b80:	2380      	movs	r3, #128	@ 0x80
 8000b82:	029b      	lsls	r3, r3, #10
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	4b39      	ldr	r3, [pc, #228]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b8c:	695a      	ldr	r2, [r3, #20]
 8000b8e:	4b38      	ldr	r3, [pc, #224]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b90:	2180      	movs	r1, #128	@ 0x80
 8000b92:	02c9      	lsls	r1, r1, #11
 8000b94:	430a      	orrs	r2, r1
 8000b96:	615a      	str	r2, [r3, #20]
 8000b98:	4b35      	ldr	r3, [pc, #212]	@ (8000c70 <MX_GPIO_Init+0x118>)
 8000b9a:	695a      	ldr	r2, [r3, #20]
 8000b9c:	2380      	movs	r3, #128	@ 0x80
 8000b9e:	02db      	lsls	r3, r3, #11
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SIGNAL_1_Pin|SIGNAL_2_Pin|SIGNAL_3_Pin|SIGNAL_4_Pin
 8000ba6:	2390      	movs	r3, #144	@ 0x90
 8000ba8:	05db      	lsls	r3, r3, #23
 8000baa:	2200      	movs	r2, #0
 8000bac:	21ff      	movs	r1, #255	@ 0xff
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f001 fa78 	bl	80020a4 <HAL_GPIO_WritePin>
                          |SIGNAL_5_Pin|SIGNAL_6_Pin|SIGNAL_7_Pin|SIGNAL_8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIGNAL_A_Pin|SIGNAL_B_Pin|REL_SIG_1_Pin|CLK_Pin
 8000bb4:	492f      	ldr	r1, [pc, #188]	@ (8000c74 <MX_GPIO_Init+0x11c>)
 8000bb6:	4b30      	ldr	r3, [pc, #192]	@ (8000c78 <MX_GPIO_Init+0x120>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f001 fa72 	bl	80020a4 <HAL_GPIO_WritePin>
                          |DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SIGNAL_1_Pin SIGNAL_2_Pin SIGNAL_3_Pin SIGNAL_4_Pin
                           SIGNAL_5_Pin SIGNAL_6_Pin SIGNAL_7_Pin SIGNAL_8_Pin */
  GPIO_InitStruct.Pin = SIGNAL_1_Pin|SIGNAL_2_Pin|SIGNAL_3_Pin|SIGNAL_4_Pin
 8000bc0:	193b      	adds	r3, r7, r4
 8000bc2:	22ff      	movs	r2, #255	@ 0xff
 8000bc4:	601a      	str	r2, [r3, #0]
                          |SIGNAL_5_Pin|SIGNAL_6_Pin|SIGNAL_7_Pin|SIGNAL_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	2201      	movs	r2, #1
 8000bca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	193b      	adds	r3, r7, r4
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	193b      	adds	r3, r7, r4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	193a      	adds	r2, r7, r4
 8000bda:	2390      	movs	r3, #144	@ 0x90
 8000bdc:	05db      	lsls	r3, r3, #23
 8000bde:	0011      	movs	r1, r2
 8000be0:	0018      	movs	r0, r3
 8000be2:	f001 f8ef 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIGNAL_A_Pin SIGNAL_B_Pin REL_SIG_1_Pin */
  GPIO_InitStruct.Pin = SIGNAL_A_Pin|SIGNAL_B_Pin|REL_SIG_1_Pin;
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	4a24      	ldr	r2, [pc, #144]	@ (8000c7c <MX_GPIO_Init+0x124>)
 8000bea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	193b      	adds	r3, r7, r4
 8000bee:	2201      	movs	r2, #1
 8000bf0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	4a1d      	ldr	r2, [pc, #116]	@ (8000c78 <MX_GPIO_Init+0x120>)
 8000c02:	0019      	movs	r1, r3
 8000c04:	0010      	movs	r0, r2
 8000c06:	f001 f8dd 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : COIN_Pin */
  GPIO_InitStruct.Pin = COIN_Pin;
 8000c0a:	0021      	movs	r1, r4
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2288      	movs	r2, #136	@ 0x88
 8000c16:	0352      	lsls	r2, r2, #13
 8000c18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(COIN_GPIO_Port, &GPIO_InitStruct);
 8000c20:	000c      	movs	r4, r1
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <MX_GPIO_Init+0x120>)
 8000c26:	0019      	movs	r1, r3
 8000c28:	0010      	movs	r0, r2
 8000c2a:	f001 f8cb 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_Pin DATA_Pin */
  GPIO_InitStruct.Pin = CLK_Pin|DATA_Pin;
 8000c2e:	0021      	movs	r1, r4
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	22c0      	movs	r2, #192	@ 0xc0
 8000c34:	0092      	lsls	r2, r2, #2
 8000c36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	2203      	movs	r2, #3
 8000c48:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <MX_GPIO_Init+0x120>)
 8000c4e:	0019      	movs	r1, r3
 8000c50:	0010      	movs	r0, r2
 8000c52:	f001 f8b7 	bl	8001dc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2007      	movs	r0, #7
 8000c5c:	f001 f880 	bl	8001d60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c60:	2007      	movs	r0, #7
 8000c62:	f001 f892 	bl	8001d8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b009      	add	sp, #36	@ 0x24
 8000c6c:	bd90      	pop	{r4, r7, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	40021000 	.word	0x40021000
 8000c74:	00000f02 	.word	0x00000f02
 8000c78:	48000400 	.word	0x48000400
 8000c7c:	00000c02 	.word	0x00000c02

08000c80 <processPulse>:

/* USER CODE BEGIN 4 */
void processPulse() {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	 static uint32_t pulse_start_time = 0;

	 if (pulse_interrupt_Flag)
 8000c84:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <processPulse+0x8c>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d03b      	beq.n	8000d06 <processPulse+0x86>
	 {
		 HAL_Delay(50);
 8000c8e:	2032      	movs	r0, #50	@ 0x32
 8000c90:	f000 fbe4 	bl	800145c <HAL_Delay>
		if (pulse_start_time == 0)
 8000c94:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <processPulse+0x90>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d104      	bne.n	8000ca6 <processPulse+0x26>
		{
			pulse_start_time = HAL_GetTick();
 8000c9c:	f000 fbd4 	bl	8001448 <HAL_GetTick>
 8000ca0:	0002      	movs	r2, r0
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d10 <processPulse+0x90>)
 8000ca4:	601a      	str	r2, [r3, #0]
		}

		if ((HAL_GetTick() - pulse_start_time) >= pulse_timeout)
 8000ca6:	f000 fbcf 	bl	8001448 <HAL_GetTick>
 8000caa:	0002      	movs	r2, r0
 8000cac:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <processPulse+0x90>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	1ad2      	subs	r2, r2, r3
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <processPulse+0x94>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d325      	bcc.n	8000d06 <processPulse+0x86>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cba:	b672      	cpsid	i
}
 8000cbc:	46c0      	nop			@ (mov r8, r8)
		{
			__disable_irq();
			if (coin_pulse == 1)
 8000cbe:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <processPulse+0x98>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d107      	bne.n	8000cd8 <processPulse+0x58>
			{
				printf("1 pulse is receicved\n\r");
 8000cc8:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <processPulse+0x9c>)
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f002 fe72 	bl	80039b4 <iprintf>
				state = 1;
 8000cd0:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <processPulse+0xa0>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	e00b      	b.n	8000cf0 <processPulse+0x70>
			}
			else if (coin_pulse == 2)
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <processPulse+0x98>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d106      	bne.n	8000cf0 <processPulse+0x70>
			{
				printf("2 pulse is receicved\n\r");
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <processPulse+0xa4>)
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f002 fe65 	bl	80039b4 <iprintf>
				state = 2;
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <processPulse+0xa0>)
 8000cec:	2202      	movs	r2, #2
 8000cee:	701a      	strb	r2, [r3, #0]
			}
			coin_pulse = 0;
 8000cf0:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <processPulse+0x98>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cf6:	b662      	cpsie	i
}
 8000cf8:	46c0      	nop			@ (mov r8, r8)
			__enable_irq();
			pulse_interrupt_Flag = 0;
 8000cfa:	4b04      	ldr	r3, [pc, #16]	@ (8000d0c <processPulse+0x8c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
			pulse_start_time = 0;
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <processPulse+0x90>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
		}
	 }
}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	200001a9 	.word	0x200001a9
 8000d10:	200001c0 	.word	0x200001c0
 8000d14:	20000000 	.word	0x20000000
 8000d18:	200001b4 	.word	0x200001b4
 8000d1c:	08004868 	.word	0x08004868
 8000d20:	200001b5 	.word	0x200001b5
 8000d24:	08004880 	.word	0x08004880

08000d28 <TM1637_Countdown_20Sec>:

void TM1637_Countdown_20Sec(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
	static bool colon_state = false;
	static uint32_t last_update_time = 0;
	uint8_t display_data[4] = {0x00, 0x00, 0x00, 0x00};
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
    if (HAL_GetTick() - last_update_time >= 1000)
 8000d34:	f000 fb88 	bl	8001448 <HAL_GetTick>
 8000d38:	0002      	movs	r2, r0
 8000d3a:	4b36      	ldr	r3, [pc, #216]	@ (8000e14 <TM1637_Countdown_20Sec+0xec>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	1ad2      	subs	r2, r2, r3
 8000d40:	23fa      	movs	r3, #250	@ 0xfa
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d360      	bcc.n	8000e0a <TM1637_Countdown_20Sec+0xe2>
    {
        last_update_time = HAL_GetTick();
 8000d48:	f000 fb7e 	bl	8001448 <HAL_GetTick>
 8000d4c:	0002      	movs	r2, r0
 8000d4e:	4b31      	ldr	r3, [pc, #196]	@ (8000e14 <TM1637_Countdown_20Sec+0xec>)
 8000d50:	601a      	str	r2, [r3, #0]
        colon_state = !colon_state;
 8000d52:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <TM1637_Countdown_20Sec+0xf0>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	1e5a      	subs	r2, r3, #1
 8000d58:	4193      	sbcs	r3, r2
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	4053      	eors	r3, r2
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	1c1a      	adds	r2, r3, #0
 8000d64:	2301      	movs	r3, #1
 8000d66:	4013      	ands	r3, r2
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e18 <TM1637_Countdown_20Sec+0xf0>)
 8000d6c:	701a      	strb	r2, [r3, #0]

        display_data[0] = digit_map[0];
 8000d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e1c <TM1637_Countdown_20Sec+0xf4>)
 8000d70:	781a      	ldrb	r2, [r3, #0]
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	701a      	strb	r2, [r3, #0]
		display_data[1] = digit_map[0];
 8000d76:	4b29      	ldr	r3, [pc, #164]	@ (8000e1c <TM1637_Countdown_20Sec+0xf4>)
 8000d78:	781a      	ldrb	r2, [r3, #0]
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	705a      	strb	r2, [r3, #1]
        display_data[2] = digit_map[(countdown_seconds / 10)];
 8000d7e:	4b28      	ldr	r3, [pc, #160]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	210a      	movs	r1, #10
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff fa53 	bl	8000230 <__divsi3>
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	4b23      	ldr	r3, [pc, #140]	@ (8000e1c <TM1637_Countdown_20Sec+0xf4>)
 8000d90:	5c9a      	ldrb	r2, [r3, r2]
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	709a      	strb	r2, [r3, #2]
        display_data[3] = digit_map[(countdown_seconds % 10)];
 8000d96:	4b22      	ldr	r3, [pc, #136]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	210a      	movs	r1, #10
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f7ff fb2d 	bl	80003fc <__aeabi_idivmod>
 8000da2:	000b      	movs	r3, r1
 8000da4:	001a      	movs	r2, r3
 8000da6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <TM1637_Countdown_20Sec+0xf4>)
 8000da8:	5c9a      	ldrb	r2, [r3, r2]
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	70da      	strb	r2, [r3, #3]

        if (colon_state)
 8000dae:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <TM1637_Countdown_20Sec+0xf0>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d008      	beq.n	8000dc8 <TM1637_Countdown_20Sec+0xa0>
        {
			display_data[1] |= 0x80;
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	785b      	ldrb	r3, [r3, #1]
 8000dba:	2280      	movs	r2, #128	@ 0x80
 8000dbc:	4252      	negs	r2, r2
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	705a      	strb	r2, [r3, #1]
 8000dc6:	e003      	b.n	8000dd0 <TM1637_Countdown_20Sec+0xa8>
		} else
		{
			display_data[1] |= 0x00;
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	785a      	ldrb	r2, [r3, #1]
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	705a      	strb	r2, [r3, #1]
		}
        TM1637_WriteData(0xC0, display_data, 4);
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	20c0      	movs	r0, #192	@ 0xc0
 8000dd8:	f7ff fbe6 	bl	80005a8 <TM1637_WriteData>
        printf("Countdown: %02d seconds\n", countdown_seconds);
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <TM1637_Countdown_20Sec+0xfc>)
 8000de2:	0011      	movs	r1, r2
 8000de4:	0018      	movs	r0, r3
 8000de6:	f002 fde5 	bl	80039b4 <iprintf>
        countdown_seconds--;
 8000dea:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	1e5a      	subs	r2, r3, #1
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000df2:	601a      	str	r2, [r3, #0]
        if (countdown_seconds < 0) {
 8000df4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	da06      	bge.n	8000e0a <TM1637_Countdown_20Sec+0xe2>
        	countdown_seconds = 0;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <TM1637_Countdown_20Sec+0xf8>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
			printf("20 sec countdown completed\n");
 8000e02:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <TM1637_Countdown_20Sec+0x100>)
 8000e04:	0018      	movs	r0, r3
 8000e06:	f002 fe3b 	bl	8003a80 <puts>
        }
    }
}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	b002      	add	sp, #8
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	200001c4 	.word	0x200001c4
 8000e18:	200001c8 	.word	0x200001c8
 8000e1c:	20000004 	.word	0x20000004
 8000e20:	200001bc 	.word	0x200001bc
 8000e24:	08004898 	.word	0x08004898
 8000e28:	080047d8 	.word	0x080047d8

08000e2c <Display_fifty>:

void Display_fifty(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
	uint8_t data[4] = {0x00, digit_map[5], digit_map[0], digit_map[10]};
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
 8000e38:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <Display_fifty+0x40>)
 8000e3a:	795a      	ldrb	r2, [r3, #5]
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	705a      	strb	r2, [r3, #1]
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <Display_fifty+0x40>)
 8000e42:	781a      	ldrb	r2, [r3, #0]
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	709a      	strb	r2, [r3, #2]
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <Display_fifty+0x40>)
 8000e4a:	7a9a      	ldrb	r2, [r3, #10]
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	70da      	strb	r2, [r3, #3]
	TM1637_WriteData(0xC0, data, 4);
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2204      	movs	r2, #4
 8000e54:	0019      	movs	r1, r3
 8000e56:	20c0      	movs	r0, #192	@ 0xc0
 8000e58:	f7ff fba6 	bl	80005a8 <TM1637_WriteData>
	printf("Displayed 50 fils\n\r");
 8000e5c:	4b04      	ldr	r3, [pc, #16]	@ (8000e70 <Display_fifty+0x44>)
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f002 fda8 	bl	80039b4 <iprintf>
}
 8000e64:	46c0      	nop			@ (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000004 	.word	0x20000004
 8000e70:	080048b4 	.word	0x080048b4

08000e74 <Display_1dhiram>:

void Display_1dhiram(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
	uint8_t data[4] = {0x00, 0x00, digit_map[1], digit_map[11]};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	705a      	strb	r2, [r3, #1]
 8000e86:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <Display_1dhiram+0x40>)
 8000e88:	785a      	ldrb	r2, [r3, #1]
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	709a      	strb	r2, [r3, #2]
 8000e8e:	4b09      	ldr	r3, [pc, #36]	@ (8000eb4 <Display_1dhiram+0x40>)
 8000e90:	7ada      	ldrb	r2, [r3, #11]
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	70da      	strb	r2, [r3, #3]
	TM1637_WriteData(0xC0, data, 4);
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2204      	movs	r2, #4
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	20c0      	movs	r0, #192	@ 0xc0
 8000e9e:	f7ff fb83 	bl	80005a8 <TM1637_WriteData>
	printf("displayed 1 Dhiram\n\r");
 8000ea2:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <Display_1dhiram+0x44>)
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f002 fd85 	bl	80039b4 <iprintf>
}
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b002      	add	sp, #8
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	46c0      	nop			@ (mov r8, r8)
 8000eb4:	20000004 	.word	0x20000004
 8000eb8:	080048c8 	.word	0x080048c8

08000ebc <DisplayDashes>:
	uint8_t data[4] = {0x00, 0x00, digit_map[2], digit_map[11]};
	TM1637_WriteData(0xC0, data, 4);
}

void DisplayDashes(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
    uint8_t data[4] = {digit_map[12],digit_map[12], digit_map[12], digit_map[12]};
 8000ec2:	4b17      	ldr	r3, [pc, #92]	@ (8000f20 <DisplayDashes+0x64>)
 8000ec4:	7b1a      	ldrb	r2, [r3, #12]
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	701a      	strb	r2, [r3, #0]
 8000eca:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <DisplayDashes+0x64>)
 8000ecc:	7b1a      	ldrb	r2, [r3, #12]
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	705a      	strb	r2, [r3, #1]
 8000ed2:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <DisplayDashes+0x64>)
 8000ed4:	7b1a      	ldrb	r2, [r3, #12]
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	709a      	strb	r2, [r3, #2]
 8000eda:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <DisplayDashes+0x64>)
 8000edc:	7b1a      	ldrb	r2, [r3, #12]
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	70da      	strb	r2, [r3, #3]
    TM1637_WriteData(0xC0, data, 4);
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	0019      	movs	r1, r3
 8000ee8:	20c0      	movs	r0, #192	@ 0xc0
 8000eea:	f7ff fb5d 	bl	80005a8 <TM1637_WriteData>
    //printf("Display Dashes\n\r");
    HAL_GPIO_WritePin(SIGNAL_4_GPIO_Port, SIGNAL_4_Pin, GPIO_PIN_SET);
 8000eee:	2390      	movs	r3, #144	@ 0x90
 8000ef0:	05db      	lsls	r3, r3, #23
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2108      	movs	r1, #8
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f001 f8d4 	bl	80020a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SIGNAL_5_GPIO_Port, SIGNAL_5_Pin, GPIO_PIN_SET);
 8000efc:	2390      	movs	r3, #144	@ 0x90
 8000efe:	05db      	lsls	r3, r3, #23
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	0018      	movs	r0, r3
 8000f06:	f001 f8cd 	bl	80020a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SIGNAL_6_GPIO_Port, SIGNAL_6_Pin, GPIO_PIN_SET);
 8000f0a:	2390      	movs	r3, #144	@ 0x90
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2120      	movs	r1, #32
 8000f12:	0018      	movs	r0, r3
 8000f14:	f001 f8c6 	bl	80020a4 <HAL_GPIO_WritePin>
}
 8000f18:	46c0      	nop			@ (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	b002      	add	sp, #8
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000004 	.word	0x20000004

08000f24 <TM1637_DisplayClear>:

void TM1637_DisplayClear(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
	uint8_t data[4] = {0x00, 0x00, 0x00, 0x00};
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
	TM1637_WriteData(0xC0, data, 4);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2204      	movs	r2, #4
 8000f34:	0019      	movs	r1, r3
 8000f36:	20c0      	movs	r0, #192	@ 0xc0
 8000f38:	f7ff fb36 	bl	80005a8 <TM1637_WriteData>
	printf("System going to IDLE state.....it takes 2 minutes\n\r");
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <TM1637_DisplayClear+0x28>)
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f002 fd38 	bl	80039b4 <iprintf>
}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b002      	add	sp, #8
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	080048e0 	.word	0x080048e0

08000f50 <__io_putchar>:

#ifdef __GNUC__
#define UART_printf   int __io_putchar(int ch)
UART_printf
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000f58:	2301      	movs	r3, #1
 8000f5a:	425b      	negs	r3, r3
 8000f5c:	1d39      	adds	r1, r7, #4
 8000f5e:	4804      	ldr	r0, [pc, #16]	@ (8000f70 <__io_putchar+0x20>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	f002 f853 	bl	800300c <HAL_UART_Transmit>
	return ch;
 8000f66:	687b      	ldr	r3, [r7, #4]
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000120 	.word	0x20000120

08000f74 <HAL_GPIO_EXTI_Callback>:
#endif

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	1dbb      	adds	r3, r7, #6
 8000f7e:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == COIN_Pin)
 8000f80:	1dbb      	adds	r3, r7, #6
 8000f82:	881b      	ldrh	r3, [r3, #0]
 8000f84:	2b80      	cmp	r3, #128	@ 0x80
 8000f86:	d116      	bne.n	8000fb6 <HAL_GPIO_EXTI_Callback+0x42>
    {
    	uint32_t current_time = HAL_GetTick();
 8000f88:	f000 fa5e 	bl	8001448 <HAL_GetTick>
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	60fb      	str	r3, [r7, #12]

		if ((current_time - last_pulse_time) > 50) {  // Debounce filter (50 ms)
 8000f90:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b32      	cmp	r3, #50	@ 0x32
 8000f9a:	d90c      	bls.n	8000fb6 <HAL_GPIO_EXTI_Callback+0x42>
			last_pulse_time = current_time;
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	601a      	str	r2, [r3, #0]
			coin_pulse++;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	3301      	adds	r3, #1
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000fae:	701a      	strb	r2, [r3, #0]
			pulse_interrupt_Flag = 1;
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	701a      	strb	r2, [r3, #0]
		}

    }
}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b004      	add	sp, #16
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	200001b0 	.word	0x200001b0
 8000fc4:	200001b4 	.word	0x200001b4
 8000fc8:	200001a9 	.word	0x200001a9

08000fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fd4:	46c0      	nop			@ (mov r8, r8)
 8000fd6:	e7fd      	b.n	8000fd4 <Error_Handler+0x8>

08000fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <HAL_MspInit+0x44>)
 8000fe0:	699a      	ldr	r2, [r3, #24]
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <HAL_MspInit+0x44>)
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	619a      	str	r2, [r3, #24]
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <HAL_MspInit+0x44>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <HAL_MspInit+0x44>)
 8000ff8:	69da      	ldr	r2, [r3, #28]
 8000ffa:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_MspInit+0x44>)
 8000ffc:	2180      	movs	r1, #128	@ 0x80
 8000ffe:	0549      	lsls	r1, r1, #21
 8001000:	430a      	orrs	r2, r1
 8001002:	61da      	str	r2, [r3, #28]
 8001004:	4b05      	ldr	r3, [pc, #20]	@ (800101c <HAL_MspInit+0x44>)
 8001006:	69da      	ldr	r2, [r3, #28]
 8001008:	2380      	movs	r3, #128	@ 0x80
 800100a:	055b      	lsls	r3, r3, #21
 800100c:	4013      	ands	r3, r2
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001012:	46c0      	nop			@ (mov r8, r8)
 8001014:	46bd      	mov	sp, r7
 8001016:	b002      	add	sp, #8
 8001018:	bd80      	pop	{r7, pc}
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	40021000 	.word	0x40021000

08001020 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b08b      	sub	sp, #44	@ 0x2c
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	2414      	movs	r4, #20
 800102a:	193b      	adds	r3, r7, r4
 800102c:	0018      	movs	r0, r3
 800102e:	2314      	movs	r3, #20
 8001030:	001a      	movs	r2, r3
 8001032:	2100      	movs	r1, #0
 8001034:	f002 fe1a 	bl	8003c6c <memset>
  if(hadc->Instance==ADC1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a18      	ldr	r2, [pc, #96]	@ (80010a0 <HAL_ADC_MspInit+0x80>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d12a      	bne.n	8001098 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001042:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 8001044:	699a      	ldr	r2, [r3, #24]
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 8001048:	2180      	movs	r1, #128	@ 0x80
 800104a:	0089      	lsls	r1, r1, #2
 800104c:	430a      	orrs	r2, r1
 800104e:	619a      	str	r2, [r3, #24]
 8001050:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 8001052:	699a      	ldr	r2, [r3, #24]
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 8001060:	695a      	ldr	r2, [r3, #20]
 8001062:	4b10      	ldr	r3, [pc, #64]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 8001064:	2180      	movs	r1, #128	@ 0x80
 8001066:	02c9      	lsls	r1, r1, #11
 8001068:	430a      	orrs	r2, r1
 800106a:	615a      	str	r2, [r3, #20]
 800106c:	4b0d      	ldr	r3, [pc, #52]	@ (80010a4 <HAL_ADC_MspInit+0x84>)
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	02db      	lsls	r3, r3, #11
 8001074:	4013      	ands	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = ADC_ADJ_Pin;
 800107a:	193b      	adds	r3, r7, r4
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001080:	193b      	adds	r3, r7, r4
 8001082:	2203      	movs	r2, #3
 8001084:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	193b      	adds	r3, r7, r4
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_ADJ_GPIO_Port, &GPIO_InitStruct);
 800108c:	193b      	adds	r3, r7, r4
 800108e:	4a06      	ldr	r2, [pc, #24]	@ (80010a8 <HAL_ADC_MspInit+0x88>)
 8001090:	0019      	movs	r1, r3
 8001092:	0010      	movs	r0, r2
 8001094:	f000 fe96 	bl	8001dc4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001098:	46c0      	nop			@ (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b00b      	add	sp, #44	@ 0x2c
 800109e:	bd90      	pop	{r4, r7, pc}
 80010a0:	40012400 	.word	0x40012400
 80010a4:	40021000 	.word	0x40021000
 80010a8:	48000400 	.word	0x48000400

080010ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0d      	ldr	r2, [pc, #52]	@ (80010f0 <HAL_TIM_Base_MspInit+0x44>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d113      	bne.n	80010e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80010be:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <HAL_TIM_Base_MspInit+0x48>)
 80010c0:	69da      	ldr	r2, [r3, #28]
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <HAL_TIM_Base_MspInit+0x48>)
 80010c4:	2110      	movs	r1, #16
 80010c6:	430a      	orrs	r2, r1
 80010c8:	61da      	str	r2, [r3, #28]
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_TIM_Base_MspInit+0x48>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	2210      	movs	r2, #16
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2011      	movs	r0, #17
 80010dc:	f000 fe40 	bl	8001d60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80010e0:	2011      	movs	r0, #17
 80010e2:	f000 fe52 	bl	8001d8a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b004      	add	sp, #16
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	40001000 	.word	0x40001000
 80010f4:	40021000 	.word	0x40021000

080010f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b08b      	sub	sp, #44	@ 0x2c
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	2414      	movs	r4, #20
 8001102:	193b      	adds	r3, r7, r4
 8001104:	0018      	movs	r0, r3
 8001106:	2314      	movs	r3, #20
 8001108:	001a      	movs	r2, r3
 800110a:	2100      	movs	r1, #0
 800110c:	f002 fdae 	bl	8003c6c <memset>
  if(huart->Instance==USART1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a1d      	ldr	r2, [pc, #116]	@ (800118c <HAL_UART_MspInit+0x94>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d133      	bne.n	8001182 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <HAL_UART_MspInit+0x98>)
 800111c:	699a      	ldr	r2, [r3, #24]
 800111e:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <HAL_UART_MspInit+0x98>)
 8001120:	2180      	movs	r1, #128	@ 0x80
 8001122:	01c9      	lsls	r1, r1, #7
 8001124:	430a      	orrs	r2, r1
 8001126:	619a      	str	r2, [r3, #24]
 8001128:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <HAL_UART_MspInit+0x98>)
 800112a:	699a      	ldr	r2, [r3, #24]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	01db      	lsls	r3, r3, #7
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <HAL_UART_MspInit+0x98>)
 8001138:	695a      	ldr	r2, [r3, #20]
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_UART_MspInit+0x98>)
 800113c:	2180      	movs	r1, #128	@ 0x80
 800113e:	0289      	lsls	r1, r1, #10
 8001140:	430a      	orrs	r2, r1
 8001142:	615a      	str	r2, [r3, #20]
 8001144:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <HAL_UART_MspInit+0x98>)
 8001146:	695a      	ldr	r2, [r3, #20]
 8001148:	2380      	movs	r3, #128	@ 0x80
 800114a:	029b      	lsls	r3, r3, #10
 800114c:	4013      	ands	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001152:	193b      	adds	r3, r7, r4
 8001154:	22c0      	movs	r2, #192	@ 0xc0
 8001156:	00d2      	lsls	r2, r2, #3
 8001158:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115a:	0021      	movs	r1, r4
 800115c:	187b      	adds	r3, r7, r1
 800115e:	2202      	movs	r2, #2
 8001160:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	187b      	adds	r3, r7, r1
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001168:	187b      	adds	r3, r7, r1
 800116a:	2203      	movs	r2, #3
 800116c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800116e:	187b      	adds	r3, r7, r1
 8001170:	2201      	movs	r2, #1
 8001172:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	187a      	adds	r2, r7, r1
 8001176:	2390      	movs	r3, #144	@ 0x90
 8001178:	05db      	lsls	r3, r3, #23
 800117a:	0011      	movs	r1, r2
 800117c:	0018      	movs	r0, r3
 800117e:	f000 fe21 	bl	8001dc4 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b00b      	add	sp, #44	@ 0x2c
 8001188:	bd90      	pop	{r4, r7, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	40013800 	.word	0x40013800
 8001190:	40021000 	.word	0x40021000

08001194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001198:	46c0      	nop			@ (mov r8, r8)
 800119a:	e7fd      	b.n	8001198 <NMI_Handler+0x4>

0800119c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a0:	46c0      	nop			@ (mov r8, r8)
 80011a2:	e7fd      	b.n	80011a0 <HardFault_Handler+0x4>

080011a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011a8:	46c0      	nop			@ (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011b2:	46c0      	nop			@ (mov r8, r8)
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011bc:	f000 f932 	bl	8001424 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  current_time_ms++;
 80011c0:	4b03      	ldr	r3, [pc, #12]	@ (80011d0 <SysTick_Handler+0x18>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	1c5a      	adds	r2, r3, #1
 80011c6:	4b02      	ldr	r3, [pc, #8]	@ (80011d0 <SysTick_Handler+0x18>)
 80011c8:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200001ac 	.word	0x200001ac

080011d4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(COIN_Pin);
 80011d8:	2080      	movs	r0, #128	@ 0x80
 80011da:	f000 ff81 	bl	80020e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011e8:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <TIM6_IRQHandler+0x14>)
 80011ea:	0018      	movs	r0, r3
 80011ec:	f001 fd10 	bl	8002c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	200000d8 	.word	0x200000d8

080011fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800120e:	e000      	b.n	8001212 <_read+0x16>
 8001210:	bf00      	nop
 8001212:	0001      	movs	r1, r0
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	60ba      	str	r2, [r7, #8]
 800121a:	b2ca      	uxtb	r2, r1
 800121c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dbf0      	blt.n	800120e <_read+0x12>
  }

  return len;
 800122c:	687b      	ldr	r3, [r7, #4]
}
 800122e:	0018      	movs	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	b006      	add	sp, #24
 8001234:	bd80      	pop	{r7, pc}

08001236 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e009      	b.n	800125c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff fe7d 	bl	8000f50 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf1      	blt.n	8001248 <_write+0x12>
  }
  return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	0018      	movs	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	b006      	add	sp, #24
 800126c:	bd80      	pop	{r7, pc}

0800126e <_close>:

int _close(int file)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001276:	2301      	movs	r3, #1
 8001278:	425b      	negs	r3, r3
}
 800127a:	0018      	movs	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	b002      	add	sp, #8
 8001280:	bd80      	pop	{r7, pc}

08001282 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	2280      	movs	r2, #128	@ 0x80
 8001290:	0192      	lsls	r2, r2, #6
 8001292:	605a      	str	r2, [r3, #4]
  return 0;
 8001294:	2300      	movs	r3, #0
}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b002      	add	sp, #8
 800129c:	bd80      	pop	{r7, pc}

0800129e <_isatty>:

int _isatty(int file)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b082      	sub	sp, #8
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	0018      	movs	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b002      	add	sp, #8
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b004      	add	sp, #16
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d0:	4a14      	ldr	r2, [pc, #80]	@ (8001324 <_sbrk+0x5c>)
 80012d2:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <_sbrk+0x60>)
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012dc:	4b13      	ldr	r3, [pc, #76]	@ (800132c <_sbrk+0x64>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d102      	bne.n	80012ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <_sbrk+0x64>)
 80012e6:	4a12      	ldr	r2, [pc, #72]	@ (8001330 <_sbrk+0x68>)
 80012e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ea:	4b10      	ldr	r3, [pc, #64]	@ (800132c <_sbrk+0x64>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	18d3      	adds	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d207      	bcs.n	8001308 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f8:	f002 fd0e 	bl	8003d18 <__errno>
 80012fc:	0003      	movs	r3, r0
 80012fe:	220c      	movs	r2, #12
 8001300:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001302:	2301      	movs	r3, #1
 8001304:	425b      	negs	r3, r3
 8001306:	e009      	b.n	800131c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <_sbrk+0x64>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800130e:	4b07      	ldr	r3, [pc, #28]	@ (800132c <_sbrk+0x64>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	18d2      	adds	r2, r2, r3
 8001316:	4b05      	ldr	r3, [pc, #20]	@ (800132c <_sbrk+0x64>)
 8001318:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800131a:	68fb      	ldr	r3, [r7, #12]
}
 800131c:	0018      	movs	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	b006      	add	sp, #24
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20002000 	.word	0x20002000
 8001328:	00000400 	.word	0x00000400
 800132c:	200001cc 	.word	0x200001cc
 8001330:	20000320 	.word	0x20000320

08001334 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001338:	46c0      	nop			@ (mov r8, r8)
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001340:	480d      	ldr	r0, [pc, #52]	@ (8001378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001342:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001344:	f7ff fff6 	bl	8001334 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <LoopForever+0x6>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	@ (8001380 <LoopForever+0xa>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LoopForever+0xe>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	@ (800138c <LoopForever+0x16>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800136e:	f002 fcd9 	bl	8003d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001372:	f7ff f957 	bl	8000624 <main>

08001376 <LoopForever>:

LoopForever:
    b LoopForever
 8001376:	e7fe      	b.n	8001376 <LoopForever>
  ldr   r0, =_estack
 8001378:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001384:	080049a4 	.word	0x080049a4
  ldr r2, =_sbss
 8001388:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800138c:	20000320 	.word	0x20000320

08001390 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_IRQHandler>
	...

08001394 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <HAL_Init+0x24>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_Init+0x24>)
 800139e:	2110      	movs	r1, #16
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 f809 	bl	80013bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013aa:	f7ff fe15 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c4:	4b14      	ldr	r3, [pc, #80]	@ (8001418 <HAL_InitTick+0x5c>)
 80013c6:	681c      	ldr	r4, [r3, #0]
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <HAL_InitTick+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	0019      	movs	r1, r3
 80013ce:	23fa      	movs	r3, #250	@ 0xfa
 80013d0:	0098      	lsls	r0, r3, #2
 80013d2:	f7fe fea3 	bl	800011c <__udivsi3>
 80013d6:	0003      	movs	r3, r0
 80013d8:	0019      	movs	r1, r3
 80013da:	0020      	movs	r0, r4
 80013dc:	f7fe fe9e 	bl	800011c <__udivsi3>
 80013e0:	0003      	movs	r3, r0
 80013e2:	0018      	movs	r0, r3
 80013e4:	f000 fce1 	bl	8001daa <HAL_SYSTICK_Config>
 80013e8:	1e03      	subs	r3, r0, #0
 80013ea:	d001      	beq.n	80013f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e00f      	b.n	8001410 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d80b      	bhi.n	800140e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	2301      	movs	r3, #1
 80013fa:	425b      	negs	r3, r3
 80013fc:	2200      	movs	r2, #0
 80013fe:	0018      	movs	r0, r3
 8001400:	f000 fcae 	bl	8001d60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_InitTick+0x64>)
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	e000      	b.n	8001410 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b003      	add	sp, #12
 8001416:	bd90      	pop	{r4, r7, pc}
 8001418:	20000014 	.word	0x20000014
 800141c:	2000001c 	.word	0x2000001c
 8001420:	20000018 	.word	0x20000018

08001424 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001428:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_IncTick+0x1c>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	001a      	movs	r2, r3
 800142e:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <HAL_IncTick+0x20>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	18d2      	adds	r2, r2, r3
 8001434:	4b03      	ldr	r3, [pc, #12]	@ (8001444 <HAL_IncTick+0x20>)
 8001436:	601a      	str	r2, [r3, #0]
}
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	46c0      	nop			@ (mov r8, r8)
 8001440:	2000001c 	.word	0x2000001c
 8001444:	200001d0 	.word	0x200001d0

08001448 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b02      	ldr	r3, [pc, #8]	@ (8001458 <HAL_GetTick+0x10>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	0018      	movs	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	46c0      	nop			@ (mov r8, r8)
 8001458:	200001d0 	.word	0x200001d0

0800145c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001464:	f7ff fff0 	bl	8001448 <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3301      	adds	r3, #1
 8001474:	d005      	beq.n	8001482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_Delay+0x44>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	001a      	movs	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	189b      	adds	r3, r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	f7ff ffe0 	bl	8001448 <HAL_GetTick>
 8001488:	0002      	movs	r2, r0
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	429a      	cmp	r2, r3
 8001492:	d8f7      	bhi.n	8001484 <HAL_Delay+0x28>
  {
  }
}
 8001494:	46c0      	nop			@ (mov r8, r8)
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	46bd      	mov	sp, r7
 800149a:	b004      	add	sp, #16
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	2000001c 	.word	0x2000001c

080014a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014ac:	230f      	movs	r3, #15
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e125      	b.n	800170e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10a      	bne.n	80014e0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2234      	movs	r2, #52	@ 0x34
 80014d4:	2100      	movs	r1, #0
 80014d6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	0018      	movs	r0, r3
 80014dc:	f7ff fda0 	bl	8001020 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014e4:	2210      	movs	r2, #16
 80014e6:	4013      	ands	r3, r2
 80014e8:	d000      	beq.n	80014ec <HAL_ADC_Init+0x48>
 80014ea:	e103      	b.n	80016f4 <HAL_ADC_Init+0x250>
 80014ec:	230f      	movs	r3, #15
 80014ee:	18fb      	adds	r3, r7, r3
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d000      	beq.n	80014f8 <HAL_ADC_Init+0x54>
 80014f6:	e0fd      	b.n	80016f4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2204      	movs	r2, #4
 8001500:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001502:	d000      	beq.n	8001506 <HAL_ADC_Init+0x62>
 8001504:	e0f6      	b.n	80016f4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800150a:	4a83      	ldr	r2, [pc, #524]	@ (8001718 <HAL_ADC_Init+0x274>)
 800150c:	4013      	ands	r3, r2
 800150e:	2202      	movs	r2, #2
 8001510:	431a      	orrs	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2203      	movs	r2, #3
 800151e:	4013      	ands	r3, r2
 8001520:	2b01      	cmp	r3, #1
 8001522:	d112      	bne.n	800154a <HAL_ADC_Init+0xa6>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2201      	movs	r2, #1
 800152c:	4013      	ands	r3, r2
 800152e:	2b01      	cmp	r3, #1
 8001530:	d009      	beq.n	8001546 <HAL_ADC_Init+0xa2>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	2380      	movs	r3, #128	@ 0x80
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	401a      	ands	r2, r3
 800153e:	2380      	movs	r3, #128	@ 0x80
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	429a      	cmp	r2, r3
 8001544:	d101      	bne.n	800154a <HAL_ADC_Init+0xa6>
 8001546:	2301      	movs	r3, #1
 8001548:	e000      	b.n	800154c <HAL_ADC_Init+0xa8>
 800154a:	2300      	movs	r3, #0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d116      	bne.n	800157e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	2218      	movs	r2, #24
 8001558:	4393      	bics	r3, r2
 800155a:	0019      	movs	r1, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	430a      	orrs	r2, r1
 8001566:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	0899      	lsrs	r1, r3, #2
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	430a      	orrs	r2, r1
 800157c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4964      	ldr	r1, [pc, #400]	@ (800171c <HAL_ADC_Init+0x278>)
 800158a:	400a      	ands	r2, r1
 800158c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	7e1b      	ldrb	r3, [r3, #24]
 8001592:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	7e5b      	ldrb	r3, [r3, #25]
 8001598:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800159a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	7e9b      	ldrb	r3, [r3, #26]
 80015a0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80015a2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d002      	beq.n	80015b2 <HAL_ADC_Init+0x10e>
 80015ac:	2380      	movs	r3, #128	@ 0x80
 80015ae:	015b      	lsls	r3, r3, #5
 80015b0:	e000      	b.n	80015b4 <HAL_ADC_Init+0x110>
 80015b2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80015b4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80015ba:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	691b      	ldr	r3, [r3, #16]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d101      	bne.n	80015c8 <HAL_ADC_Init+0x124>
 80015c4:	2304      	movs	r3, #4
 80015c6:	e000      	b.n	80015ca <HAL_ADC_Init+0x126>
 80015c8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80015ca:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2124      	movs	r1, #36	@ 0x24
 80015d0:	5c5b      	ldrb	r3, [r3, r1]
 80015d2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80015d4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	4313      	orrs	r3, r2
 80015da:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7edb      	ldrb	r3, [r3, #27]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d115      	bne.n	8001610 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	7e9b      	ldrb	r3, [r3, #26]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	2280      	movs	r2, #128	@ 0x80
 80015f0:	0252      	lsls	r2, r2, #9
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	e00b      	b.n	8001610 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015fc:	2220      	movs	r2, #32
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001608:	2201      	movs	r2, #1
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69da      	ldr	r2, [r3, #28]
 8001614:	23c2      	movs	r3, #194	@ 0xc2
 8001616:	33ff      	adds	r3, #255	@ 0xff
 8001618:	429a      	cmp	r2, r3
 800161a:	d007      	beq.n	800162c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001624:	4313      	orrs	r3, r2
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	4313      	orrs	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68d9      	ldr	r1, [r3, #12]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	430a      	orrs	r2, r1
 800163a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	055b      	lsls	r3, r3, #21
 8001644:	429a      	cmp	r2, r3
 8001646:	d01b      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164c:	2b01      	cmp	r3, #1
 800164e:	d017      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001654:	2b02      	cmp	r3, #2
 8001656:	d013      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800165c:	2b03      	cmp	r3, #3
 800165e:	d00f      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001664:	2b04      	cmp	r3, #4
 8001666:	d00b      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800166c:	2b05      	cmp	r3, #5
 800166e:	d007      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001674:	2b06      	cmp	r3, #6
 8001676:	d003      	beq.n	8001680 <HAL_ADC_Init+0x1dc>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	2b07      	cmp	r3, #7
 800167e:	d112      	bne.n	80016a6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2107      	movs	r1, #7
 800168c:	438a      	bics	r2, r1
 800168e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6959      	ldr	r1, [r3, #20]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800169a:	2207      	movs	r2, #7
 800169c:	401a      	ands	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001720 <HAL_ADC_Init+0x27c>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	68ba      	ldr	r2, [r7, #8]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d10b      	bne.n	80016ce <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016c0:	2203      	movs	r2, #3
 80016c2:	4393      	bics	r3, r2
 80016c4:	2201      	movs	r2, #1
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016cc:	e01c      	b.n	8001708 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016d2:	2212      	movs	r2, #18
 80016d4:	4393      	bics	r3, r2
 80016d6:	2210      	movs	r2, #16
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016e2:	2201      	movs	r2, #1
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80016ea:	230f      	movs	r3, #15
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016f2:	e009      	b.n	8001708 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016f8:	2210      	movs	r2, #16
 80016fa:	431a      	orrs	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001700:	230f      	movs	r3, #15
 8001702:	18fb      	adds	r3, r7, r3
 8001704:	2201      	movs	r2, #1
 8001706:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001708:	230f      	movs	r3, #15
 800170a:	18fb      	adds	r3, r7, r3
 800170c:	781b      	ldrb	r3, [r3, #0]
}
 800170e:	0018      	movs	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	b004      	add	sp, #16
 8001714:	bd80      	pop	{r7, pc}
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	fffffefd 	.word	0xfffffefd
 800171c:	fffe0219 	.word	0xfffe0219
 8001720:	833fffe7 	.word	0x833fffe7

08001724 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800172c:	230f      	movs	r3, #15
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	2204      	movs	r2, #4
 800173c:	4013      	ands	r3, r2
 800173e:	d138      	bne.n	80017b2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2234      	movs	r2, #52	@ 0x34
 8001744:	5c9b      	ldrb	r3, [r3, r2]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_ADC_Start+0x2a>
 800174a:	2302      	movs	r3, #2
 800174c:	e038      	b.n	80017c0 <HAL_ADC_Start+0x9c>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2234      	movs	r2, #52	@ 0x34
 8001752:	2101      	movs	r1, #1
 8001754:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7e5b      	ldrb	r3, [r3, #25]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d007      	beq.n	800176e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800175e:	230f      	movs	r3, #15
 8001760:	18fc      	adds	r4, r7, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	0018      	movs	r0, r3
 8001766:	f000 f9cb 	bl	8001b00 <ADC_Enable>
 800176a:	0003      	movs	r3, r0
 800176c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800176e:	230f      	movs	r3, #15
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d120      	bne.n	80017ba <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800177c:	4a12      	ldr	r2, [pc, #72]	@ (80017c8 <HAL_ADC_Start+0xa4>)
 800177e:	4013      	ands	r3, r2
 8001780:	2280      	movs	r2, #128	@ 0x80
 8001782:	0052      	lsls	r2, r2, #1
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2234      	movs	r2, #52	@ 0x34
 8001794:	2100      	movs	r1, #0
 8001796:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	221c      	movs	r2, #28
 800179e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2104      	movs	r1, #4
 80017ac:	430a      	orrs	r2, r1
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	e003      	b.n	80017ba <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80017b2:	230f      	movs	r3, #15
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017ba:	230f      	movs	r3, #15
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	781b      	ldrb	r3, [r3, #0]
}
 80017c0:	0018      	movs	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b005      	add	sp, #20
 80017c6:	bd90      	pop	{r4, r7, pc}
 80017c8:	fffff0fe 	.word	0xfffff0fe

080017cc <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	2b08      	cmp	r3, #8
 80017dc:	d102      	bne.n	80017e4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80017de:	2308      	movs	r3, #8
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	e014      	b.n	800180e <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4013      	ands	r3, r2
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d10b      	bne.n	800180a <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017f6:	2220      	movs	r2, #32
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2234      	movs	r2, #52	@ 0x34
 8001802:	2100      	movs	r1, #0
 8001804:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e071      	b.n	80018ee <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800180a:	230c      	movs	r3, #12
 800180c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800180e:	f7ff fe1b 	bl	8001448 <HAL_GetTick>
 8001812:	0003      	movs	r3, r0
 8001814:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001816:	e01f      	b.n	8001858 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	3301      	adds	r3, #1
 800181c:	d01c      	beq.n	8001858 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d007      	beq.n	8001834 <HAL_ADC_PollForConversion+0x68>
 8001824:	f7ff fe10 	bl	8001448 <HAL_GetTick>
 8001828:	0002      	movs	r2, r0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	683a      	ldr	r2, [r7, #0]
 8001830:	429a      	cmp	r2, r3
 8001832:	d211      	bcs.n	8001858 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4013      	ands	r3, r2
 800183e:	d10b      	bne.n	8001858 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001844:	2204      	movs	r2, #4
 8001846:	431a      	orrs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2234      	movs	r2, #52	@ 0x34
 8001850:	2100      	movs	r1, #0
 8001852:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e04a      	b.n	80018ee <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	4013      	ands	r3, r2
 8001862:	d0d9      	beq.n	8001818 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001868:	2280      	movs	r2, #128	@ 0x80
 800186a:	0092      	lsls	r2, r2, #2
 800186c:	431a      	orrs	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	68da      	ldr	r2, [r3, #12]
 8001878:	23c0      	movs	r3, #192	@ 0xc0
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	4013      	ands	r3, r2
 800187e:	d12d      	bne.n	80018dc <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001884:	2b00      	cmp	r3, #0
 8001886:	d129      	bne.n	80018dc <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2208      	movs	r2, #8
 8001890:	4013      	ands	r3, r2
 8001892:	2b08      	cmp	r3, #8
 8001894:	d122      	bne.n	80018dc <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2204      	movs	r2, #4
 800189e:	4013      	ands	r3, r2
 80018a0:	d110      	bne.n	80018c4 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	685a      	ldr	r2, [r3, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	210c      	movs	r1, #12
 80018ae:	438a      	bics	r2, r1
 80018b0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018b6:	4a10      	ldr	r2, [pc, #64]	@ (80018f8 <HAL_ADC_PollForConversion+0x12c>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	2201      	movs	r2, #1
 80018bc:	431a      	orrs	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80018c2:	e00b      	b.n	80018dc <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c8:	2220      	movs	r2, #32
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018d4:	2201      	movs	r2, #1
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7e1b      	ldrb	r3, [r3, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d103      	bne.n	80018ec <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	220c      	movs	r2, #12
 80018ea:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	0018      	movs	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	b004      	add	sp, #16
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	46c0      	nop			@ (mov r8, r8)
 80018f8:	fffffefe 	.word	0xfffffefe

080018fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800190a:	0018      	movs	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	b002      	add	sp, #8
 8001910:	bd80      	pop	{r7, pc}
	...

08001914 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800191e:	230f      	movs	r3, #15
 8001920:	18fb      	adds	r3, r7, r3
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800192e:	2380      	movs	r3, #128	@ 0x80
 8001930:	055b      	lsls	r3, r3, #21
 8001932:	429a      	cmp	r2, r3
 8001934:	d011      	beq.n	800195a <HAL_ADC_ConfigChannel+0x46>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193a:	2b01      	cmp	r3, #1
 800193c:	d00d      	beq.n	800195a <HAL_ADC_ConfigChannel+0x46>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001942:	2b02      	cmp	r3, #2
 8001944:	d009      	beq.n	800195a <HAL_ADC_ConfigChannel+0x46>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800194a:	2b03      	cmp	r3, #3
 800194c:	d005      	beq.n	800195a <HAL_ADC_ConfigChannel+0x46>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001952:	2b04      	cmp	r3, #4
 8001954:	d001      	beq.n	800195a <HAL_ADC_ConfigChannel+0x46>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2234      	movs	r2, #52	@ 0x34
 800195e:	5c9b      	ldrb	r3, [r3, r2]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d101      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x54>
 8001964:	2302      	movs	r3, #2
 8001966:	e0bb      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x1cc>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2234      	movs	r2, #52	@ 0x34
 800196c:	2101      	movs	r1, #1
 800196e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2204      	movs	r2, #4
 8001978:	4013      	ands	r3, r2
 800197a:	d000      	beq.n	800197e <HAL_ADC_ConfigChannel+0x6a>
 800197c:	e09f      	b.n	8001abe <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	4a59      	ldr	r2, [pc, #356]	@ (8001ae8 <HAL_ADC_ConfigChannel+0x1d4>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d100      	bne.n	800198a <HAL_ADC_ConfigChannel+0x76>
 8001988:	e077      	b.n	8001a7a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2201      	movs	r2, #1
 8001996:	409a      	lsls	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	055b      	lsls	r3, r3, #21
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d037      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d033      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d02f      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d02b      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d027      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d0:	2b05      	cmp	r3, #5
 80019d2:	d023      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d8:	2b06      	cmp	r3, #6
 80019da:	d01f      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e0:	2b07      	cmp	r3, #7
 80019e2:	d01b      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	2107      	movs	r1, #7
 80019f0:	400b      	ands	r3, r1
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d012      	beq.n	8001a1c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	695a      	ldr	r2, [r3, #20]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2107      	movs	r1, #7
 8001a02:	438a      	bics	r2, r1
 8001a04:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6959      	ldr	r1, [r3, #20]
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2207      	movs	r2, #7
 8001a12:	401a      	ands	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b10      	cmp	r3, #16
 8001a22:	d003      	beq.n	8001a2c <HAL_ADC_ConfigChannel+0x118>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2b11      	cmp	r3, #17
 8001a2a:	d152      	bne.n	8001ad2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <HAL_ADC_ConfigChannel+0x1d8>)
 8001a2e:	6819      	ldr	r1, [r3, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b10      	cmp	r3, #16
 8001a36:	d102      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x12a>
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	041b      	lsls	r3, r3, #16
 8001a3c:	e001      	b.n	8001a42 <HAL_ADC_ConfigChannel+0x12e>
 8001a3e:	2380      	movs	r3, #128	@ 0x80
 8001a40:	03db      	lsls	r3, r3, #15
 8001a42:	4a2a      	ldr	r2, [pc, #168]	@ (8001aec <HAL_ADC_ConfigChannel+0x1d8>)
 8001a44:	430b      	orrs	r3, r1
 8001a46:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2b10      	cmp	r3, #16
 8001a4e:	d140      	bne.n	8001ad2 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a50:	4b27      	ldr	r3, [pc, #156]	@ (8001af0 <HAL_ADC_ConfigChannel+0x1dc>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4927      	ldr	r1, [pc, #156]	@ (8001af4 <HAL_ADC_ConfigChannel+0x1e0>)
 8001a56:	0018      	movs	r0, r3
 8001a58:	f7fe fb60 	bl	800011c <__udivsi3>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	001a      	movs	r2, r3
 8001a60:	0013      	movs	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	189b      	adds	r3, r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a6a:	e002      	b.n	8001a72 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f9      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x158>
 8001a78:	e02b      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	4099      	lsls	r1, r3
 8001a88:	000b      	movs	r3, r1
 8001a8a:	43d9      	mvns	r1, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	400a      	ands	r2, r1
 8001a92:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b10      	cmp	r3, #16
 8001a9a:	d003      	beq.n	8001aa4 <HAL_ADC_ConfigChannel+0x190>
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b11      	cmp	r3, #17
 8001aa2:	d116      	bne.n	8001ad2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <HAL_ADC_ConfigChannel+0x1d8>)
 8001aa6:	6819      	ldr	r1, [r3, #0]
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b10      	cmp	r3, #16
 8001aae:	d101      	bne.n	8001ab4 <HAL_ADC_ConfigChannel+0x1a0>
 8001ab0:	4a11      	ldr	r2, [pc, #68]	@ (8001af8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ab2:	e000      	b.n	8001ab6 <HAL_ADC_ConfigChannel+0x1a2>
 8001ab4:	4a11      	ldr	r2, [pc, #68]	@ (8001afc <HAL_ADC_ConfigChannel+0x1e8>)
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_ADC_ConfigChannel+0x1d8>)
 8001ab8:	400a      	ands	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	e009      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001aca:	230f      	movs	r3, #15
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	2201      	movs	r2, #1
 8001ad0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2234      	movs	r2, #52	@ 0x34
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001ada:	230f      	movs	r3, #15
 8001adc:	18fb      	adds	r3, r7, r3
 8001ade:	781b      	ldrb	r3, [r3, #0]
}
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b004      	add	sp, #16
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	00001001 	.word	0x00001001
 8001aec:	40012708 	.word	0x40012708
 8001af0:	20000014 	.word	0x20000014
 8001af4:	000f4240 	.word	0x000f4240
 8001af8:	ff7fffff 	.word	0xff7fffff
 8001afc:	ffbfffff 	.word	0xffbfffff

08001b00 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	2203      	movs	r2, #3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d112      	bne.n	8001b44 <ADC_Enable+0x44>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2201      	movs	r2, #1
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d009      	beq.n	8001b40 <ADC_Enable+0x40>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	2380      	movs	r3, #128	@ 0x80
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	401a      	ands	r2, r3
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d101      	bne.n	8001b44 <ADC_Enable+0x44>
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <ADC_Enable+0x46>
 8001b44:	2300      	movs	r3, #0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d152      	bne.n	8001bf0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	4a2a      	ldr	r2, [pc, #168]	@ (8001bfc <ADC_Enable+0xfc>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	d00d      	beq.n	8001b72 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b66:	2201      	movs	r2, #1
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e03f      	b.n	8001bf2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b82:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <ADC_Enable+0x100>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	491f      	ldr	r1, [pc, #124]	@ (8001c04 <ADC_Enable+0x104>)
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f7fe fac7 	bl	800011c <__udivsi3>
 8001b8e:	0003      	movs	r3, r0
 8001b90:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b92:	e002      	b.n	8001b9a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1f9      	bne.n	8001b94 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ba0:	f7ff fc52 	bl	8001448 <HAL_GetTick>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ba8:	e01b      	b.n	8001be2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001baa:	f7ff fc4d 	bl	8001448 <HAL_GetTick>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d914      	bls.n	8001be2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d00d      	beq.n	8001be2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bca:	2210      	movs	r2, #16
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e007      	b.n	8001bf2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2201      	movs	r2, #1
 8001bea:	4013      	ands	r3, r2
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d1dc      	bne.n	8001baa <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b004      	add	sp, #16
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	80000017 	.word	0x80000017
 8001c00:	20000014 	.word	0x20000014
 8001c04:	000f4240 	.word	0x000f4240

08001c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	0002      	movs	r2, r0
 8001c10:	1dfb      	adds	r3, r7, #7
 8001c12:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c14:	1dfb      	adds	r3, r7, #7
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c1a:	d809      	bhi.n	8001c30 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c1c:	1dfb      	adds	r3, r7, #7
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	001a      	movs	r2, r3
 8001c22:	231f      	movs	r3, #31
 8001c24:	401a      	ands	r2, r3
 8001c26:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <__NVIC_EnableIRQ+0x30>)
 8001c28:	2101      	movs	r1, #1
 8001c2a:	4091      	lsls	r1, r2
 8001c2c:	000a      	movs	r2, r1
 8001c2e:	601a      	str	r2, [r3, #0]
  }
}
 8001c30:	46c0      	nop			@ (mov r8, r8)
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b002      	add	sp, #8
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	e000e100 	.word	0xe000e100

08001c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	0002      	movs	r2, r0
 8001c44:	6039      	str	r1, [r7, #0]
 8001c46:	1dfb      	adds	r3, r7, #7
 8001c48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c50:	d828      	bhi.n	8001ca4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c52:	4a2f      	ldr	r2, [pc, #188]	@ (8001d10 <__NVIC_SetPriority+0xd4>)
 8001c54:	1dfb      	adds	r3, r7, #7
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b25b      	sxtb	r3, r3
 8001c5a:	089b      	lsrs	r3, r3, #2
 8001c5c:	33c0      	adds	r3, #192	@ 0xc0
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	589b      	ldr	r3, [r3, r2]
 8001c62:	1dfa      	adds	r2, r7, #7
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	0011      	movs	r1, r2
 8001c68:	2203      	movs	r2, #3
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	00d2      	lsls	r2, r2, #3
 8001c6e:	21ff      	movs	r1, #255	@ 0xff
 8001c70:	4091      	lsls	r1, r2
 8001c72:	000a      	movs	r2, r1
 8001c74:	43d2      	mvns	r2, r2
 8001c76:	401a      	ands	r2, r3
 8001c78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	019b      	lsls	r3, r3, #6
 8001c7e:	22ff      	movs	r2, #255	@ 0xff
 8001c80:	401a      	ands	r2, r3
 8001c82:	1dfb      	adds	r3, r7, #7
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	0018      	movs	r0, r3
 8001c88:	2303      	movs	r3, #3
 8001c8a:	4003      	ands	r3, r0
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c90:	481f      	ldr	r0, [pc, #124]	@ (8001d10 <__NVIC_SetPriority+0xd4>)
 8001c92:	1dfb      	adds	r3, r7, #7
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	33c0      	adds	r3, #192	@ 0xc0
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ca2:	e031      	b.n	8001d08 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d14 <__NVIC_SetPriority+0xd8>)
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	0019      	movs	r1, r3
 8001cac:	230f      	movs	r3, #15
 8001cae:	400b      	ands	r3, r1
 8001cb0:	3b08      	subs	r3, #8
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3306      	adds	r3, #6
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	18d3      	adds	r3, r2, r3
 8001cba:	3304      	adds	r3, #4
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	1dfa      	adds	r2, r7, #7
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	0011      	movs	r1, r2
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	400a      	ands	r2, r1
 8001cc8:	00d2      	lsls	r2, r2, #3
 8001cca:	21ff      	movs	r1, #255	@ 0xff
 8001ccc:	4091      	lsls	r1, r2
 8001cce:	000a      	movs	r2, r1
 8001cd0:	43d2      	mvns	r2, r2
 8001cd2:	401a      	ands	r2, r3
 8001cd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	019b      	lsls	r3, r3, #6
 8001cda:	22ff      	movs	r2, #255	@ 0xff
 8001cdc:	401a      	ands	r2, r3
 8001cde:	1dfb      	adds	r3, r7, #7
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	4003      	ands	r3, r0
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cec:	4809      	ldr	r0, [pc, #36]	@ (8001d14 <__NVIC_SetPriority+0xd8>)
 8001cee:	1dfb      	adds	r3, r7, #7
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	001c      	movs	r4, r3
 8001cf4:	230f      	movs	r3, #15
 8001cf6:	4023      	ands	r3, r4
 8001cf8:	3b08      	subs	r3, #8
 8001cfa:	089b      	lsrs	r3, r3, #2
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	3306      	adds	r3, #6
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	18c3      	adds	r3, r0, r3
 8001d04:	3304      	adds	r3, #4
 8001d06:	601a      	str	r2, [r3, #0]
}
 8001d08:	46c0      	nop			@ (mov r8, r8)
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b003      	add	sp, #12
 8001d0e:	bd90      	pop	{r4, r7, pc}
 8001d10:	e000e100 	.word	0xe000e100
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	1e5a      	subs	r2, r3, #1
 8001d24:	2380      	movs	r3, #128	@ 0x80
 8001d26:	045b      	lsls	r3, r3, #17
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d301      	bcc.n	8001d30 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e010      	b.n	8001d52 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d30:	4b0a      	ldr	r3, [pc, #40]	@ (8001d5c <SysTick_Config+0x44>)
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	3a01      	subs	r2, #1
 8001d36:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d38:	2301      	movs	r3, #1
 8001d3a:	425b      	negs	r3, r3
 8001d3c:	2103      	movs	r1, #3
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f7ff ff7c 	bl	8001c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d44:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <SysTick_Config+0x44>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d4a:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <SysTick_Config+0x44>)
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b002      	add	sp, #8
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	e000e010 	.word	0xe000e010

08001d60 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	210f      	movs	r1, #15
 8001d6c:	187b      	adds	r3, r7, r1
 8001d6e:	1c02      	adds	r2, r0, #0
 8001d70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	187b      	adds	r3, r7, r1
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b25b      	sxtb	r3, r3
 8001d7a:	0011      	movs	r1, r2
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7ff ff5d 	bl	8001c3c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001d82:	46c0      	nop			@ (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b004      	add	sp, #16
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	0002      	movs	r2, r0
 8001d92:	1dfb      	adds	r3, r7, #7
 8001d94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b25b      	sxtb	r3, r3
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f7ff ff33 	bl	8001c08 <__NVIC_EnableIRQ>
}
 8001da2:	46c0      	nop			@ (mov r8, r8)
 8001da4:	46bd      	mov	sp, r7
 8001da6:	b002      	add	sp, #8
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7ff ffaf 	bl	8001d18 <SysTick_Config>
 8001dba:	0003      	movs	r3, r0
}
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b002      	add	sp, #8
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd2:	e14f      	b.n	8002074 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2101      	movs	r1, #1
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	4091      	lsls	r1, r2
 8001dde:	000a      	movs	r2, r1
 8001de0:	4013      	ands	r3, r2
 8001de2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d100      	bne.n	8001dec <HAL_GPIO_Init+0x28>
 8001dea:	e140      	b.n	800206e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2203      	movs	r2, #3
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d005      	beq.n	8001e04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d130      	bne.n	8001e66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	2203      	movs	r2, #3
 8001e10:	409a      	lsls	r2, r3
 8001e12:	0013      	movs	r3, r2
 8001e14:	43da      	mvns	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	68da      	ldr	r2, [r3, #12]
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	409a      	lsls	r2, r3
 8001e26:	0013      	movs	r3, r2
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	0013      	movs	r3, r2
 8001e42:	43da      	mvns	r2, r3
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	4013      	ands	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	091b      	lsrs	r3, r3, #4
 8001e50:	2201      	movs	r2, #1
 8001e52:	401a      	ands	r2, r3
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	409a      	lsls	r2, r3
 8001e58:	0013      	movs	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d017      	beq.n	8001ea2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	409a      	lsls	r2, r3
 8001e80:	0013      	movs	r3, r2
 8001e82:	43da      	mvns	r2, r3
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	689a      	ldr	r2, [r3, #8]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	409a      	lsls	r2, r3
 8001e94:	0013      	movs	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d123      	bne.n	8001ef6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	08da      	lsrs	r2, r3, #3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3208      	adds	r2, #8
 8001eb6:	0092      	lsls	r2, r2, #2
 8001eb8:	58d3      	ldr	r3, [r2, r3]
 8001eba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	409a      	lsls	r2, r3
 8001ec8:	0013      	movs	r3, r2
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	691a      	ldr	r2, [r3, #16]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	2107      	movs	r1, #7
 8001eda:	400b      	ands	r3, r1
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	0013      	movs	r3, r2
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	08da      	lsrs	r2, r3, #3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3208      	adds	r2, #8
 8001ef0:	0092      	lsls	r2, r2, #2
 8001ef2:	6939      	ldr	r1, [r7, #16]
 8001ef4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	2203      	movs	r2, #3
 8001f02:	409a      	lsls	r2, r3
 8001f04:	0013      	movs	r3, r2
 8001f06:	43da      	mvns	r2, r3
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2203      	movs	r2, #3
 8001f14:	401a      	ands	r2, r3
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	0013      	movs	r3, r2
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	23c0      	movs	r3, #192	@ 0xc0
 8001f30:	029b      	lsls	r3, r3, #10
 8001f32:	4013      	ands	r3, r2
 8001f34:	d100      	bne.n	8001f38 <HAL_GPIO_Init+0x174>
 8001f36:	e09a      	b.n	800206e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f38:	4b54      	ldr	r3, [pc, #336]	@ (800208c <HAL_GPIO_Init+0x2c8>)
 8001f3a:	699a      	ldr	r2, [r3, #24]
 8001f3c:	4b53      	ldr	r3, [pc, #332]	@ (800208c <HAL_GPIO_Init+0x2c8>)
 8001f3e:	2101      	movs	r1, #1
 8001f40:	430a      	orrs	r2, r1
 8001f42:	619a      	str	r2, [r3, #24]
 8001f44:	4b51      	ldr	r3, [pc, #324]	@ (800208c <HAL_GPIO_Init+0x2c8>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f50:	4a4f      	ldr	r2, [pc, #316]	@ (8002090 <HAL_GPIO_Init+0x2cc>)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	089b      	lsrs	r3, r3, #2
 8001f56:	3302      	adds	r3, #2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	589b      	ldr	r3, [r3, r2]
 8001f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	2203      	movs	r2, #3
 8001f62:	4013      	ands	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	220f      	movs	r2, #15
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	0013      	movs	r3, r2
 8001f6c:	43da      	mvns	r2, r3
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4013      	ands	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	2390      	movs	r3, #144	@ 0x90
 8001f78:	05db      	lsls	r3, r3, #23
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d013      	beq.n	8001fa6 <HAL_GPIO_Init+0x1e2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a44      	ldr	r2, [pc, #272]	@ (8002094 <HAL_GPIO_Init+0x2d0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00d      	beq.n	8001fa2 <HAL_GPIO_Init+0x1de>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a43      	ldr	r2, [pc, #268]	@ (8002098 <HAL_GPIO_Init+0x2d4>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d007      	beq.n	8001f9e <HAL_GPIO_Init+0x1da>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a42      	ldr	r2, [pc, #264]	@ (800209c <HAL_GPIO_Init+0x2d8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d101      	bne.n	8001f9a <HAL_GPIO_Init+0x1d6>
 8001f96:	2303      	movs	r3, #3
 8001f98:	e006      	b.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001f9a:	2305      	movs	r3, #5
 8001f9c:	e004      	b.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e002      	b.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	2103      	movs	r1, #3
 8001fac:	400a      	ands	r2, r1
 8001fae:	0092      	lsls	r2, r2, #2
 8001fb0:	4093      	lsls	r3, r2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fb8:	4935      	ldr	r1, [pc, #212]	@ (8002090 <HAL_GPIO_Init+0x2cc>)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	089b      	lsrs	r3, r3, #2
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	035b      	lsls	r3, r3, #13
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fea:	4b2d      	ldr	r3, [pc, #180]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	43da      	mvns	r2, r3
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	039b      	lsls	r3, r3, #14
 8002008:	4013      	ands	r3, r2
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002014:	4b22      	ldr	r3, [pc, #136]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800201a:	4b21      	ldr	r3, [pc, #132]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43da      	mvns	r2, r3
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	2380      	movs	r3, #128	@ 0x80
 8002030:	029b      	lsls	r3, r3, #10
 8002032:	4013      	ands	r3, r2
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800203e:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002044:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	43da      	mvns	r2, r3
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	2380      	movs	r3, #128	@ 0x80
 800205a:	025b      	lsls	r3, r3, #9
 800205c:	4013      	ands	r3, r2
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <HAL_GPIO_Init+0x2dc>)
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	40da      	lsrs	r2, r3
 800207c:	1e13      	subs	r3, r2, #0
 800207e:	d000      	beq.n	8002082 <HAL_GPIO_Init+0x2be>
 8002080:	e6a8      	b.n	8001dd4 <HAL_GPIO_Init+0x10>
  } 
}
 8002082:	46c0      	nop			@ (mov r8, r8)
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b006      	add	sp, #24
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40021000 	.word	0x40021000
 8002090:	40010000 	.word	0x40010000
 8002094:	48000400 	.word	0x48000400
 8002098:	48000800 	.word	0x48000800
 800209c:	48000c00 	.word	0x48000c00
 80020a0:	40010400 	.word	0x40010400

080020a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	0008      	movs	r0, r1
 80020ae:	0011      	movs	r1, r2
 80020b0:	1cbb      	adds	r3, r7, #2
 80020b2:	1c02      	adds	r2, r0, #0
 80020b4:	801a      	strh	r2, [r3, #0]
 80020b6:	1c7b      	adds	r3, r7, #1
 80020b8:	1c0a      	adds	r2, r1, #0
 80020ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020bc:	1c7b      	adds	r3, r7, #1
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d004      	beq.n	80020ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020c4:	1cbb      	adds	r3, r7, #2
 80020c6:	881a      	ldrh	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020cc:	e003      	b.n	80020d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ce:	1cbb      	adds	r3, r7, #2
 80020d0:	881a      	ldrh	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	46bd      	mov	sp, r7
 80020da:	b002      	add	sp, #8
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	0002      	movs	r2, r0
 80020e8:	1dbb      	adds	r3, r7, #6
 80020ea:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020ec:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	1dba      	adds	r2, r7, #6
 80020f2:	8812      	ldrh	r2, [r2, #0]
 80020f4:	4013      	ands	r3, r2
 80020f6:	d008      	beq.n	800210a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020fa:	1dba      	adds	r2, r7, #6
 80020fc:	8812      	ldrh	r2, [r2, #0]
 80020fe:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002100:	1dbb      	adds	r3, r7, #6
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	0018      	movs	r0, r3
 8002106:	f7fe ff35 	bl	8000f74 <HAL_GPIO_EXTI_Callback>
  }
}
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	46bd      	mov	sp, r7
 800210e:	b002      	add	sp, #8
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	40010400 	.word	0x40010400

08002118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e301      	b.n	800272e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2201      	movs	r2, #1
 8002130:	4013      	ands	r3, r2
 8002132:	d100      	bne.n	8002136 <HAL_RCC_OscConfig+0x1e>
 8002134:	e08d      	b.n	8002252 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002136:	4bc3      	ldr	r3, [pc, #780]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	220c      	movs	r2, #12
 800213c:	4013      	ands	r3, r2
 800213e:	2b04      	cmp	r3, #4
 8002140:	d00e      	beq.n	8002160 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002142:	4bc0      	ldr	r3, [pc, #768]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	220c      	movs	r2, #12
 8002148:	4013      	ands	r3, r2
 800214a:	2b08      	cmp	r3, #8
 800214c:	d116      	bne.n	800217c <HAL_RCC_OscConfig+0x64>
 800214e:	4bbd      	ldr	r3, [pc, #756]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	025b      	lsls	r3, r3, #9
 8002156:	401a      	ands	r2, r3
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	025b      	lsls	r3, r3, #9
 800215c:	429a      	cmp	r2, r3
 800215e:	d10d      	bne.n	800217c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002160:	4bb8      	ldr	r3, [pc, #736]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	029b      	lsls	r3, r3, #10
 8002168:	4013      	ands	r3, r2
 800216a:	d100      	bne.n	800216e <HAL_RCC_OscConfig+0x56>
 800216c:	e070      	b.n	8002250 <HAL_RCC_OscConfig+0x138>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d000      	beq.n	8002178 <HAL_RCC_OscConfig+0x60>
 8002176:	e06b      	b.n	8002250 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e2d8      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d107      	bne.n	8002194 <HAL_RCC_OscConfig+0x7c>
 8002184:	4baf      	ldr	r3, [pc, #700]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4bae      	ldr	r3, [pc, #696]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800218a:	2180      	movs	r1, #128	@ 0x80
 800218c:	0249      	lsls	r1, r1, #9
 800218e:	430a      	orrs	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	e02f      	b.n	80021f4 <HAL_RCC_OscConfig+0xdc>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10c      	bne.n	80021b6 <HAL_RCC_OscConfig+0x9e>
 800219c:	4ba9      	ldr	r3, [pc, #676]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4ba8      	ldr	r3, [pc, #672]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021a2:	49a9      	ldr	r1, [pc, #676]	@ (8002448 <HAL_RCC_OscConfig+0x330>)
 80021a4:	400a      	ands	r2, r1
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	4ba6      	ldr	r3, [pc, #664]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4ba5      	ldr	r3, [pc, #660]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021ae:	49a7      	ldr	r1, [pc, #668]	@ (800244c <HAL_RCC_OscConfig+0x334>)
 80021b0:	400a      	ands	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e01e      	b.n	80021f4 <HAL_RCC_OscConfig+0xdc>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	d10e      	bne.n	80021dc <HAL_RCC_OscConfig+0xc4>
 80021be:	4ba1      	ldr	r3, [pc, #644]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	4ba0      	ldr	r3, [pc, #640]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021c4:	2180      	movs	r1, #128	@ 0x80
 80021c6:	02c9      	lsls	r1, r1, #11
 80021c8:	430a      	orrs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	4b9d      	ldr	r3, [pc, #628]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	4b9c      	ldr	r3, [pc, #624]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021d2:	2180      	movs	r1, #128	@ 0x80
 80021d4:	0249      	lsls	r1, r1, #9
 80021d6:	430a      	orrs	r2, r1
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	e00b      	b.n	80021f4 <HAL_RCC_OscConfig+0xdc>
 80021dc:	4b99      	ldr	r3, [pc, #612]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b98      	ldr	r3, [pc, #608]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021e2:	4999      	ldr	r1, [pc, #612]	@ (8002448 <HAL_RCC_OscConfig+0x330>)
 80021e4:	400a      	ands	r2, r1
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	4b96      	ldr	r3, [pc, #600]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b95      	ldr	r3, [pc, #596]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80021ee:	4997      	ldr	r1, [pc, #604]	@ (800244c <HAL_RCC_OscConfig+0x334>)
 80021f0:	400a      	ands	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d014      	beq.n	8002226 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fc:	f7ff f924 	bl	8001448 <HAL_GetTick>
 8002200:	0003      	movs	r3, r0
 8002202:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002206:	f7ff f91f 	bl	8001448 <HAL_GetTick>
 800220a:	0002      	movs	r2, r0
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b64      	cmp	r3, #100	@ 0x64
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e28a      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002218:	4b8a      	ldr	r3, [pc, #552]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2380      	movs	r3, #128	@ 0x80
 800221e:	029b      	lsls	r3, r3, #10
 8002220:	4013      	ands	r3, r2
 8002222:	d0f0      	beq.n	8002206 <HAL_RCC_OscConfig+0xee>
 8002224:	e015      	b.n	8002252 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002226:	f7ff f90f 	bl	8001448 <HAL_GetTick>
 800222a:	0003      	movs	r3, r0
 800222c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002230:	f7ff f90a 	bl	8001448 <HAL_GetTick>
 8002234:	0002      	movs	r2, r0
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	@ 0x64
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e275      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002242:	4b80      	ldr	r3, [pc, #512]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	2380      	movs	r3, #128	@ 0x80
 8002248:	029b      	lsls	r3, r3, #10
 800224a:	4013      	ands	r3, r2
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x118>
 800224e:	e000      	b.n	8002252 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002250:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2202      	movs	r2, #2
 8002258:	4013      	ands	r3, r2
 800225a:	d100      	bne.n	800225e <HAL_RCC_OscConfig+0x146>
 800225c:	e069      	b.n	8002332 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800225e:	4b79      	ldr	r3, [pc, #484]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	220c      	movs	r2, #12
 8002264:	4013      	ands	r3, r2
 8002266:	d00b      	beq.n	8002280 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002268:	4b76      	ldr	r3, [pc, #472]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	220c      	movs	r2, #12
 800226e:	4013      	ands	r3, r2
 8002270:	2b08      	cmp	r3, #8
 8002272:	d11c      	bne.n	80022ae <HAL_RCC_OscConfig+0x196>
 8002274:	4b73      	ldr	r3, [pc, #460]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	2380      	movs	r3, #128	@ 0x80
 800227a:	025b      	lsls	r3, r3, #9
 800227c:	4013      	ands	r3, r2
 800227e:	d116      	bne.n	80022ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002280:	4b70      	ldr	r3, [pc, #448]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2202      	movs	r2, #2
 8002286:	4013      	ands	r3, r2
 8002288:	d005      	beq.n	8002296 <HAL_RCC_OscConfig+0x17e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d001      	beq.n	8002296 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e24b      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002296:	4b6b      	ldr	r3, [pc, #428]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	22f8      	movs	r2, #248	@ 0xf8
 800229c:	4393      	bics	r3, r2
 800229e:	0019      	movs	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	00da      	lsls	r2, r3, #3
 80022a6:	4b67      	ldr	r3, [pc, #412]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022a8:	430a      	orrs	r2, r1
 80022aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ac:	e041      	b.n	8002332 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d024      	beq.n	8002300 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b6:	4b63      	ldr	r3, [pc, #396]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	4b62      	ldr	r3, [pc, #392]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022bc:	2101      	movs	r1, #1
 80022be:	430a      	orrs	r2, r1
 80022c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c2:	f7ff f8c1 	bl	8001448 <HAL_GetTick>
 80022c6:	0003      	movs	r3, r0
 80022c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022cc:	f7ff f8bc 	bl	8001448 <HAL_GetTick>
 80022d0:	0002      	movs	r2, r0
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e227      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022de:	4b59      	ldr	r3, [pc, #356]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2202      	movs	r2, #2
 80022e4:	4013      	ands	r3, r2
 80022e6:	d0f1      	beq.n	80022cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	4b56      	ldr	r3, [pc, #344]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	22f8      	movs	r2, #248	@ 0xf8
 80022ee:	4393      	bics	r3, r2
 80022f0:	0019      	movs	r1, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00da      	lsls	r2, r3, #3
 80022f8:	4b52      	ldr	r3, [pc, #328]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80022fa:	430a      	orrs	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	e018      	b.n	8002332 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002300:	4b50      	ldr	r3, [pc, #320]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4b4f      	ldr	r3, [pc, #316]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002306:	2101      	movs	r1, #1
 8002308:	438a      	bics	r2, r1
 800230a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230c:	f7ff f89c 	bl	8001448 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002316:	f7ff f897 	bl	8001448 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e202      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002328:	4b46      	ldr	r3, [pc, #280]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2202      	movs	r2, #2
 800232e:	4013      	ands	r3, r2
 8002330:	d1f1      	bne.n	8002316 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2208      	movs	r2, #8
 8002338:	4013      	ands	r3, r2
 800233a:	d036      	beq.n	80023aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d019      	beq.n	8002378 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002344:	4b3f      	ldr	r3, [pc, #252]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002346:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002348:	4b3e      	ldr	r3, [pc, #248]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800234a:	2101      	movs	r1, #1
 800234c:	430a      	orrs	r2, r1
 800234e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002350:	f7ff f87a 	bl	8001448 <HAL_GetTick>
 8002354:	0003      	movs	r3, r0
 8002356:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235a:	f7ff f875 	bl	8001448 <HAL_GetTick>
 800235e:	0002      	movs	r2, r0
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e1e0      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236c:	4b35      	ldr	r3, [pc, #212]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800236e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002370:	2202      	movs	r2, #2
 8002372:	4013      	ands	r3, r2
 8002374:	d0f1      	beq.n	800235a <HAL_RCC_OscConfig+0x242>
 8002376:	e018      	b.n	80023aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002378:	4b32      	ldr	r3, [pc, #200]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800237a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800237c:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800237e:	2101      	movs	r1, #1
 8002380:	438a      	bics	r2, r1
 8002382:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002384:	f7ff f860 	bl	8001448 <HAL_GetTick>
 8002388:	0003      	movs	r3, r0
 800238a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800238e:	f7ff f85b 	bl	8001448 <HAL_GetTick>
 8002392:	0002      	movs	r2, r0
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e1c6      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a0:	4b28      	ldr	r3, [pc, #160]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	2202      	movs	r2, #2
 80023a6:	4013      	ands	r3, r2
 80023a8:	d1f1      	bne.n	800238e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2204      	movs	r2, #4
 80023b0:	4013      	ands	r3, r2
 80023b2:	d100      	bne.n	80023b6 <HAL_RCC_OscConfig+0x29e>
 80023b4:	e0b4      	b.n	8002520 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b6:	201f      	movs	r0, #31
 80023b8:	183b      	adds	r3, r7, r0
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023be:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80023c0:	69da      	ldr	r2, [r3, #28]
 80023c2:	2380      	movs	r3, #128	@ 0x80
 80023c4:	055b      	lsls	r3, r3, #21
 80023c6:	4013      	ands	r3, r2
 80023c8:	d110      	bne.n	80023ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	69da      	ldr	r2, [r3, #28]
 80023ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80023d0:	2180      	movs	r1, #128	@ 0x80
 80023d2:	0549      	lsls	r1, r1, #21
 80023d4:	430a      	orrs	r2, r1
 80023d6:	61da      	str	r2, [r3, #28]
 80023d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 80023da:	69da      	ldr	r2, [r3, #28]
 80023dc:	2380      	movs	r3, #128	@ 0x80
 80023de:	055b      	lsls	r3, r3, #21
 80023e0:	4013      	ands	r3, r2
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023e6:	183b      	adds	r3, r7, r0
 80023e8:	2201      	movs	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ec:	4b18      	ldr	r3, [pc, #96]	@ (8002450 <HAL_RCC_OscConfig+0x338>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	2380      	movs	r3, #128	@ 0x80
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4013      	ands	r3, r2
 80023f6:	d11a      	bne.n	800242e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023f8:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <HAL_RCC_OscConfig+0x338>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <HAL_RCC_OscConfig+0x338>)
 80023fe:	2180      	movs	r1, #128	@ 0x80
 8002400:	0049      	lsls	r1, r1, #1
 8002402:	430a      	orrs	r2, r1
 8002404:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002406:	f7ff f81f 	bl	8001448 <HAL_GetTick>
 800240a:	0003      	movs	r3, r0
 800240c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002410:	f7ff f81a 	bl	8001448 <HAL_GetTick>
 8002414:	0002      	movs	r2, r0
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b64      	cmp	r3, #100	@ 0x64
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e185      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <HAL_RCC_OscConfig+0x338>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	2380      	movs	r3, #128	@ 0x80
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	4013      	ands	r3, r2
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d10e      	bne.n	8002454 <HAL_RCC_OscConfig+0x33c>
 8002436:	4b03      	ldr	r3, [pc, #12]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 8002438:	6a1a      	ldr	r2, [r3, #32]
 800243a:	4b02      	ldr	r3, [pc, #8]	@ (8002444 <HAL_RCC_OscConfig+0x32c>)
 800243c:	2101      	movs	r1, #1
 800243e:	430a      	orrs	r2, r1
 8002440:	621a      	str	r2, [r3, #32]
 8002442:	e035      	b.n	80024b0 <HAL_RCC_OscConfig+0x398>
 8002444:	40021000 	.word	0x40021000
 8002448:	fffeffff 	.word	0xfffeffff
 800244c:	fffbffff 	.word	0xfffbffff
 8002450:	40007000 	.word	0x40007000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10c      	bne.n	8002476 <HAL_RCC_OscConfig+0x35e>
 800245c:	4bb6      	ldr	r3, [pc, #728]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800245e:	6a1a      	ldr	r2, [r3, #32]
 8002460:	4bb5      	ldr	r3, [pc, #724]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002462:	2101      	movs	r1, #1
 8002464:	438a      	bics	r2, r1
 8002466:	621a      	str	r2, [r3, #32]
 8002468:	4bb3      	ldr	r3, [pc, #716]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800246a:	6a1a      	ldr	r2, [r3, #32]
 800246c:	4bb2      	ldr	r3, [pc, #712]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800246e:	2104      	movs	r1, #4
 8002470:	438a      	bics	r2, r1
 8002472:	621a      	str	r2, [r3, #32]
 8002474:	e01c      	b.n	80024b0 <HAL_RCC_OscConfig+0x398>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	2b05      	cmp	r3, #5
 800247c:	d10c      	bne.n	8002498 <HAL_RCC_OscConfig+0x380>
 800247e:	4bae      	ldr	r3, [pc, #696]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002480:	6a1a      	ldr	r2, [r3, #32]
 8002482:	4bad      	ldr	r3, [pc, #692]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002484:	2104      	movs	r1, #4
 8002486:	430a      	orrs	r2, r1
 8002488:	621a      	str	r2, [r3, #32]
 800248a:	4bab      	ldr	r3, [pc, #684]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800248c:	6a1a      	ldr	r2, [r3, #32]
 800248e:	4baa      	ldr	r3, [pc, #680]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002490:	2101      	movs	r1, #1
 8002492:	430a      	orrs	r2, r1
 8002494:	621a      	str	r2, [r3, #32]
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0x398>
 8002498:	4ba7      	ldr	r3, [pc, #668]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800249a:	6a1a      	ldr	r2, [r3, #32]
 800249c:	4ba6      	ldr	r3, [pc, #664]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800249e:	2101      	movs	r1, #1
 80024a0:	438a      	bics	r2, r1
 80024a2:	621a      	str	r2, [r3, #32]
 80024a4:	4ba4      	ldr	r3, [pc, #656]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80024a6:	6a1a      	ldr	r2, [r3, #32]
 80024a8:	4ba3      	ldr	r3, [pc, #652]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80024aa:	2104      	movs	r1, #4
 80024ac:	438a      	bics	r2, r1
 80024ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d014      	beq.n	80024e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b8:	f7fe ffc6 	bl	8001448 <HAL_GetTick>
 80024bc:	0003      	movs	r3, r0
 80024be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c0:	e009      	b.n	80024d6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c2:	f7fe ffc1 	bl	8001448 <HAL_GetTick>
 80024c6:	0002      	movs	r2, r0
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	4a9b      	ldr	r2, [pc, #620]	@ (800273c <HAL_RCC_OscConfig+0x624>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e12b      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d6:	4b98      	ldr	r3, [pc, #608]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	2202      	movs	r2, #2
 80024dc:	4013      	ands	r3, r2
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0x3aa>
 80024e0:	e013      	b.n	800250a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e2:	f7fe ffb1 	bl	8001448 <HAL_GetTick>
 80024e6:	0003      	movs	r3, r0
 80024e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ea:	e009      	b.n	8002500 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ec:	f7fe ffac 	bl	8001448 <HAL_GetTick>
 80024f0:	0002      	movs	r2, r0
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	4a91      	ldr	r2, [pc, #580]	@ (800273c <HAL_RCC_OscConfig+0x624>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e116      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002500:	4b8d      	ldr	r3, [pc, #564]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	2202      	movs	r2, #2
 8002506:	4013      	ands	r3, r2
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800250a:	231f      	movs	r3, #31
 800250c:	18fb      	adds	r3, r7, r3
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d105      	bne.n	8002520 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002514:	4b88      	ldr	r3, [pc, #544]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002516:	69da      	ldr	r2, [r3, #28]
 8002518:	4b87      	ldr	r3, [pc, #540]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800251a:	4989      	ldr	r1, [pc, #548]	@ (8002740 <HAL_RCC_OscConfig+0x628>)
 800251c:	400a      	ands	r2, r1
 800251e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2210      	movs	r2, #16
 8002526:	4013      	ands	r3, r2
 8002528:	d063      	beq.n	80025f2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d12a      	bne.n	8002588 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002532:	4b81      	ldr	r3, [pc, #516]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002536:	4b80      	ldr	r3, [pc, #512]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002538:	2104      	movs	r1, #4
 800253a:	430a      	orrs	r2, r1
 800253c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800253e:	4b7e      	ldr	r3, [pc, #504]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002542:	4b7d      	ldr	r3, [pc, #500]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002544:	2101      	movs	r1, #1
 8002546:	430a      	orrs	r2, r1
 8002548:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800254a:	f7fe ff7d 	bl	8001448 <HAL_GetTick>
 800254e:	0003      	movs	r3, r0
 8002550:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002554:	f7fe ff78 	bl	8001448 <HAL_GetTick>
 8002558:	0002      	movs	r2, r0
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e0e3      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002566:	4b74      	ldr	r3, [pc, #464]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256a:	2202      	movs	r2, #2
 800256c:	4013      	ands	r3, r2
 800256e:	d0f1      	beq.n	8002554 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002570:	4b71      	ldr	r3, [pc, #452]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002574:	22f8      	movs	r2, #248	@ 0xf8
 8002576:	4393      	bics	r3, r2
 8002578:	0019      	movs	r1, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	00da      	lsls	r2, r3, #3
 8002580:	4b6d      	ldr	r3, [pc, #436]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002582:	430a      	orrs	r2, r1
 8002584:	635a      	str	r2, [r3, #52]	@ 0x34
 8002586:	e034      	b.n	80025f2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	3305      	adds	r3, #5
 800258e:	d111      	bne.n	80025b4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002590:	4b69      	ldr	r3, [pc, #420]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002592:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002594:	4b68      	ldr	r3, [pc, #416]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002596:	2104      	movs	r1, #4
 8002598:	438a      	bics	r2, r1
 800259a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800259c:	4b66      	ldr	r3, [pc, #408]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800259e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a0:	22f8      	movs	r2, #248	@ 0xf8
 80025a2:	4393      	bics	r3, r2
 80025a4:	0019      	movs	r1, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	00da      	lsls	r2, r3, #3
 80025ac:	4b62      	ldr	r3, [pc, #392]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025ae:	430a      	orrs	r2, r1
 80025b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80025b2:	e01e      	b.n	80025f2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025b4:	4b60      	ldr	r3, [pc, #384]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025b8:	4b5f      	ldr	r3, [pc, #380]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025ba:	2104      	movs	r1, #4
 80025bc:	430a      	orrs	r2, r1
 80025be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025c0:	4b5d      	ldr	r3, [pc, #372]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025c6:	2101      	movs	r1, #1
 80025c8:	438a      	bics	r2, r1
 80025ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025cc:	f7fe ff3c 	bl	8001448 <HAL_GetTick>
 80025d0:	0003      	movs	r3, r0
 80025d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025d6:	f7fe ff37 	bl	8001448 <HAL_GetTick>
 80025da:	0002      	movs	r2, r0
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e0a2      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025e8:	4b53      	ldr	r3, [pc, #332]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ec:	2202      	movs	r2, #2
 80025ee:	4013      	ands	r3, r2
 80025f0:	d1f1      	bne.n	80025d6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d100      	bne.n	80025fc <HAL_RCC_OscConfig+0x4e4>
 80025fa:	e097      	b.n	800272c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	220c      	movs	r2, #12
 8002602:	4013      	ands	r3, r2
 8002604:	2b08      	cmp	r3, #8
 8002606:	d100      	bne.n	800260a <HAL_RCC_OscConfig+0x4f2>
 8002608:	e06b      	b.n	80026e2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	2b02      	cmp	r3, #2
 8002610:	d14c      	bne.n	80026ac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	4b49      	ldr	r3, [pc, #292]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b48      	ldr	r3, [pc, #288]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002618:	494a      	ldr	r1, [pc, #296]	@ (8002744 <HAL_RCC_OscConfig+0x62c>)
 800261a:	400a      	ands	r2, r1
 800261c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261e:	f7fe ff13 	bl	8001448 <HAL_GetTick>
 8002622:	0003      	movs	r3, r0
 8002624:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002628:	f7fe ff0e 	bl	8001448 <HAL_GetTick>
 800262c:	0002      	movs	r2, r0
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e079      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800263a:	4b3f      	ldr	r3, [pc, #252]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	049b      	lsls	r3, r3, #18
 8002642:	4013      	ands	r3, r2
 8002644:	d1f0      	bne.n	8002628 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002646:	4b3c      	ldr	r3, [pc, #240]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264a:	220f      	movs	r2, #15
 800264c:	4393      	bics	r3, r2
 800264e:	0019      	movs	r1, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002654:	4b38      	ldr	r3, [pc, #224]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002656:	430a      	orrs	r2, r1
 8002658:	62da      	str	r2, [r3, #44]	@ 0x2c
 800265a:	4b37      	ldr	r3, [pc, #220]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4a3a      	ldr	r2, [pc, #232]	@ (8002748 <HAL_RCC_OscConfig+0x630>)
 8002660:	4013      	ands	r3, r2
 8002662:	0019      	movs	r1, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	431a      	orrs	r2, r3
 800266e:	4b32      	ldr	r3, [pc, #200]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002670:	430a      	orrs	r2, r1
 8002672:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002674:	4b30      	ldr	r3, [pc, #192]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b2f      	ldr	r3, [pc, #188]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 800267a:	2180      	movs	r1, #128	@ 0x80
 800267c:	0449      	lsls	r1, r1, #17
 800267e:	430a      	orrs	r2, r1
 8002680:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002682:	f7fe fee1 	bl	8001448 <HAL_GetTick>
 8002686:	0003      	movs	r3, r0
 8002688:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800268c:	f7fe fedc 	bl	8001448 <HAL_GetTick>
 8002690:	0002      	movs	r2, r0
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e047      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800269e:	4b26      	ldr	r3, [pc, #152]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	2380      	movs	r3, #128	@ 0x80
 80026a4:	049b      	lsls	r3, r3, #18
 80026a6:	4013      	ands	r3, r2
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0x574>
 80026aa:	e03f      	b.n	800272c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ac:	4b22      	ldr	r3, [pc, #136]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	4b21      	ldr	r3, [pc, #132]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026b2:	4924      	ldr	r1, [pc, #144]	@ (8002744 <HAL_RCC_OscConfig+0x62c>)
 80026b4:	400a      	ands	r2, r1
 80026b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7fe fec6 	bl	8001448 <HAL_GetTick>
 80026bc:	0003      	movs	r3, r0
 80026be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c2:	f7fe fec1 	bl	8001448 <HAL_GetTick>
 80026c6:	0002      	movs	r2, r0
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e02c      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d4:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2380      	movs	r3, #128	@ 0x80
 80026da:	049b      	lsls	r3, r3, #18
 80026dc:	4013      	ands	r3, r2
 80026de:	d1f0      	bne.n	80026c2 <HAL_RCC_OscConfig+0x5aa>
 80026e0:	e024      	b.n	800272c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e01f      	b.n	800272e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80026ee:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80026f4:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <HAL_RCC_OscConfig+0x620>)
 80026f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	025b      	lsls	r3, r3, #9
 8002700:	401a      	ands	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002706:	429a      	cmp	r2, r3
 8002708:	d10e      	bne.n	8002728 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	220f      	movs	r2, #15
 800270e:	401a      	ands	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d107      	bne.n	8002728 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	23f0      	movs	r3, #240	@ 0xf0
 800271c:	039b      	lsls	r3, r3, #14
 800271e:	401a      	ands	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	0018      	movs	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	b008      	add	sp, #32
 8002734:	bd80      	pop	{r7, pc}
 8002736:	46c0      	nop			@ (mov r8, r8)
 8002738:	40021000 	.word	0x40021000
 800273c:	00001388 	.word	0x00001388
 8002740:	efffffff 	.word	0xefffffff
 8002744:	feffffff 	.word	0xfeffffff
 8002748:	ffc2ffff 	.word	0xffc2ffff

0800274c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0b3      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002760:	4b5b      	ldr	r3, [pc, #364]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2201      	movs	r2, #1
 8002766:	4013      	ands	r3, r2
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d911      	bls.n	8002792 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b58      	ldr	r3, [pc, #352]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2201      	movs	r2, #1
 8002774:	4393      	bics	r3, r2
 8002776:	0019      	movs	r1, r3
 8002778:	4b55      	ldr	r3, [pc, #340]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002780:	4b53      	ldr	r3, [pc, #332]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2201      	movs	r2, #1
 8002786:	4013      	ands	r3, r2
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d001      	beq.n	8002792 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e09a      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2202      	movs	r2, #2
 8002798:	4013      	ands	r3, r2
 800279a:	d015      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2204      	movs	r2, #4
 80027a2:	4013      	ands	r3, r2
 80027a4:	d006      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027a6:	4b4b      	ldr	r3, [pc, #300]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	4b4a      	ldr	r3, [pc, #296]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027ac:	21e0      	movs	r1, #224	@ 0xe0
 80027ae:	00c9      	lsls	r1, r1, #3
 80027b0:	430a      	orrs	r2, r1
 80027b2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	22f0      	movs	r2, #240	@ 0xf0
 80027ba:	4393      	bics	r3, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	4b44      	ldr	r3, [pc, #272]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027c4:	430a      	orrs	r2, r1
 80027c6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2201      	movs	r2, #1
 80027ce:	4013      	ands	r3, r2
 80027d0:	d040      	beq.n	8002854 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d107      	bne.n	80027ea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	4b3e      	ldr	r3, [pc, #248]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	2380      	movs	r3, #128	@ 0x80
 80027e0:	029b      	lsls	r3, r3, #10
 80027e2:	4013      	ands	r3, r2
 80027e4:	d114      	bne.n	8002810 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e06e      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f2:	4b38      	ldr	r3, [pc, #224]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	049b      	lsls	r3, r3, #18
 80027fa:	4013      	ands	r3, r2
 80027fc:	d108      	bne.n	8002810 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e062      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002802:	4b34      	ldr	r3, [pc, #208]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2202      	movs	r2, #2
 8002808:	4013      	ands	r3, r2
 800280a:	d101      	bne.n	8002810 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e05b      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002810:	4b30      	ldr	r3, [pc, #192]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2203      	movs	r2, #3
 8002816:	4393      	bics	r3, r2
 8002818:	0019      	movs	r1, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	4b2d      	ldr	r3, [pc, #180]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 8002820:	430a      	orrs	r2, r1
 8002822:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002824:	f7fe fe10 	bl	8001448 <HAL_GetTick>
 8002828:	0003      	movs	r3, r0
 800282a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282c:	e009      	b.n	8002842 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800282e:	f7fe fe0b 	bl	8001448 <HAL_GetTick>
 8002832:	0002      	movs	r2, r0
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	4a27      	ldr	r2, [pc, #156]	@ (80028d8 <HAL_RCC_ClockConfig+0x18c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e042      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	220c      	movs	r2, #12
 8002848:	401a      	ands	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	429a      	cmp	r2, r3
 8002852:	d1ec      	bne.n	800282e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002854:	4b1e      	ldr	r3, [pc, #120]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2201      	movs	r2, #1
 800285a:	4013      	ands	r3, r2
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	429a      	cmp	r2, r3
 8002860:	d211      	bcs.n	8002886 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002862:	4b1b      	ldr	r3, [pc, #108]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2201      	movs	r2, #1
 8002868:	4393      	bics	r3, r2
 800286a:	0019      	movs	r1, r3
 800286c:	4b18      	ldr	r3, [pc, #96]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002874:	4b16      	ldr	r3, [pc, #88]	@ (80028d0 <HAL_RCC_ClockConfig+0x184>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2201      	movs	r2, #1
 800287a:	4013      	ands	r3, r2
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d001      	beq.n	8002886 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e020      	b.n	80028c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2204      	movs	r2, #4
 800288c:	4013      	ands	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002890:	4b10      	ldr	r3, [pc, #64]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	4a11      	ldr	r2, [pc, #68]	@ (80028dc <HAL_RCC_ClockConfig+0x190>)
 8002896:	4013      	ands	r3, r2
 8002898:	0019      	movs	r1, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80028a0:	430a      	orrs	r2, r1
 80028a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028a4:	f000 f820 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 80028a8:	0001      	movs	r1, r0
 80028aa:	4b0a      	ldr	r3, [pc, #40]	@ (80028d4 <HAL_RCC_ClockConfig+0x188>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	091b      	lsrs	r3, r3, #4
 80028b0:	220f      	movs	r2, #15
 80028b2:	4013      	ands	r3, r2
 80028b4:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <HAL_RCC_ClockConfig+0x194>)
 80028b6:	5cd3      	ldrb	r3, [r2, r3]
 80028b8:	000a      	movs	r2, r1
 80028ba:	40da      	lsrs	r2, r3
 80028bc:	4b09      	ldr	r3, [pc, #36]	@ (80028e4 <HAL_RCC_ClockConfig+0x198>)
 80028be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028c0:	2003      	movs	r0, #3
 80028c2:	f7fe fd7b 	bl	80013bc <HAL_InitTick>
  
  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	0018      	movs	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b004      	add	sp, #16
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40022000 	.word	0x40022000
 80028d4:	40021000 	.word	0x40021000
 80028d8:	00001388 	.word	0x00001388
 80028dc:	fffff8ff 	.word	0xfffff8ff
 80028e0:	08004930 	.word	0x08004930
 80028e4:	20000014 	.word	0x20000014

080028e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	2300      	movs	r3, #0
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	2300      	movs	r3, #0
 80028f8:	617b      	str	r3, [r7, #20]
 80028fa:	2300      	movs	r3, #0
 80028fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002902:	4b20      	ldr	r3, [pc, #128]	@ (8002984 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	220c      	movs	r2, #12
 800290c:	4013      	ands	r3, r2
 800290e:	2b04      	cmp	r3, #4
 8002910:	d002      	beq.n	8002918 <HAL_RCC_GetSysClockFreq+0x30>
 8002912:	2b08      	cmp	r3, #8
 8002914:	d003      	beq.n	800291e <HAL_RCC_GetSysClockFreq+0x36>
 8002916:	e02c      	b.n	8002972 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002918:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <HAL_RCC_GetSysClockFreq+0xa0>)
 800291a:	613b      	str	r3, [r7, #16]
      break;
 800291c:	e02c      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	0c9b      	lsrs	r3, r3, #18
 8002922:	220f      	movs	r2, #15
 8002924:	4013      	ands	r3, r2
 8002926:	4a19      	ldr	r2, [pc, #100]	@ (800298c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002928:	5cd3      	ldrb	r3, [r2, r3]
 800292a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800292c:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_RCC_GetSysClockFreq+0x9c>)
 800292e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002930:	220f      	movs	r2, #15
 8002932:	4013      	ands	r3, r2
 8002934:	4a16      	ldr	r2, [pc, #88]	@ (8002990 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002936:	5cd3      	ldrb	r3, [r2, r3]
 8002938:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	025b      	lsls	r3, r3, #9
 8002940:	4013      	ands	r3, r2
 8002942:	d009      	beq.n	8002958 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002944:	68b9      	ldr	r1, [r7, #8]
 8002946:	4810      	ldr	r0, [pc, #64]	@ (8002988 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002948:	f7fd fbe8 	bl	800011c <__udivsi3>
 800294c:	0003      	movs	r3, r0
 800294e:	001a      	movs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4353      	muls	r3, r2
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	e009      	b.n	800296c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	000a      	movs	r2, r1
 800295c:	0152      	lsls	r2, r2, #5
 800295e:	1a52      	subs	r2, r2, r1
 8002960:	0193      	lsls	r3, r2, #6
 8002962:	1a9b      	subs	r3, r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	185b      	adds	r3, r3, r1
 8002968:	021b      	lsls	r3, r3, #8
 800296a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	613b      	str	r3, [r7, #16]
      break;
 8002970:	e002      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002972:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002974:	613b      	str	r3, [r7, #16]
      break;
 8002976:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002978:	693b      	ldr	r3, [r7, #16]
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b006      	add	sp, #24
 8002980:	bd80      	pop	{r7, pc}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	40021000 	.word	0x40021000
 8002988:	007a1200 	.word	0x007a1200
 800298c:	08004948 	.word	0x08004948
 8002990:	08004958 	.word	0x08004958

08002994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002998:	4b02      	ldr	r3, [pc, #8]	@ (80029a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	46c0      	nop			@ (mov r8, r8)
 80029a4:	20000014 	.word	0x20000014

080029a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80029ac:	f7ff fff2 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029b0:	0001      	movs	r1, r0
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	0a1b      	lsrs	r3, r3, #8
 80029b8:	2207      	movs	r2, #7
 80029ba:	4013      	ands	r3, r2
 80029bc:	4a04      	ldr	r2, [pc, #16]	@ (80029d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029be:	5cd3      	ldrb	r3, [r2, r3]
 80029c0:	40d9      	lsrs	r1, r3
 80029c2:	000b      	movs	r3, r1
}    
 80029c4:	0018      	movs	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	40021000 	.word	0x40021000
 80029d0:	08004940 	.word	0x08004940

080029d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	2380      	movs	r3, #128	@ 0x80
 80029ea:	025b      	lsls	r3, r3, #9
 80029ec:	4013      	ands	r3, r2
 80029ee:	d100      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80029f0:	e08e      	b.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80029f2:	2017      	movs	r0, #23
 80029f4:	183b      	adds	r3, r7, r0
 80029f6:	2200      	movs	r2, #0
 80029f8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029fa:	4b57      	ldr	r3, [pc, #348]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80029fc:	69da      	ldr	r2, [r3, #28]
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	055b      	lsls	r3, r3, #21
 8002a02:	4013      	ands	r3, r2
 8002a04:	d110      	bne.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a06:	4b54      	ldr	r3, [pc, #336]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a08:	69da      	ldr	r2, [r3, #28]
 8002a0a:	4b53      	ldr	r3, [pc, #332]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a0c:	2180      	movs	r1, #128	@ 0x80
 8002a0e:	0549      	lsls	r1, r1, #21
 8002a10:	430a      	orrs	r2, r1
 8002a12:	61da      	str	r2, [r3, #28]
 8002a14:	4b50      	ldr	r3, [pc, #320]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a16:	69da      	ldr	r2, [r3, #28]
 8002a18:	2380      	movs	r3, #128	@ 0x80
 8002a1a:	055b      	lsls	r3, r3, #21
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a22:	183b      	adds	r3, r7, r0
 8002a24:	2201      	movs	r2, #1
 8002a26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a28:	4b4c      	ldr	r3, [pc, #304]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	2380      	movs	r3, #128	@ 0x80
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	4013      	ands	r3, r2
 8002a32:	d11a      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a34:	4b49      	ldr	r3, [pc, #292]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b48      	ldr	r3, [pc, #288]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a3a:	2180      	movs	r1, #128	@ 0x80
 8002a3c:	0049      	lsls	r1, r1, #1
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a42:	f7fe fd01 	bl	8001448 <HAL_GetTick>
 8002a46:	0003      	movs	r3, r0
 8002a48:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4a:	e008      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a4c:	f7fe fcfc 	bl	8001448 <HAL_GetTick>
 8002a50:	0002      	movs	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	@ 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e077      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a5e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	2380      	movs	r3, #128	@ 0x80
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4013      	ands	r3, r2
 8002a68:	d0f0      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a6a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a6c:	6a1a      	ldr	r2, [r3, #32]
 8002a6e:	23c0      	movs	r3, #192	@ 0xc0
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4013      	ands	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d034      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	23c0      	movs	r3, #192	@ 0xc0
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4013      	ands	r3, r2
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d02c      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a8c:	4b32      	ldr	r3, [pc, #200]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	4a33      	ldr	r2, [pc, #204]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002a92:	4013      	ands	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a96:	4b30      	ldr	r3, [pc, #192]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a98:	6a1a      	ldr	r2, [r3, #32]
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a9c:	2180      	movs	r1, #128	@ 0x80
 8002a9e:	0249      	lsls	r1, r1, #9
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002aa4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aa6:	6a1a      	ldr	r2, [r3, #32]
 8002aa8:	4b2b      	ldr	r3, [pc, #172]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aaa:	492e      	ldr	r1, [pc, #184]	@ (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002aac:	400a      	ands	r2, r1
 8002aae:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ab0:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	4013      	ands	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abe:	f7fe fcc3 	bl	8001448 <HAL_GetTick>
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ac6:	e009      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac8:	f7fe fcbe 	bl	8001448 <HAL_GetTick>
 8002acc:	0002      	movs	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	4a25      	ldr	r2, [pc, #148]	@ (8002b68 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e038      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002adc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	2202      	movs	r2, #2
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	4a1d      	ldr	r2, [pc, #116]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002afa:	2317      	movs	r3, #23
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d105      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b04:	4b14      	ldr	r3, [pc, #80]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b06:	69da      	ldr	r2, [r3, #28]
 8002b08:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b0a:	4918      	ldr	r1, [pc, #96]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002b0c:	400a      	ands	r2, r1
 8002b0e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2201      	movs	r2, #1
 8002b16:	4013      	ands	r3, r2
 8002b18:	d009      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1e:	2203      	movs	r2, #3
 8002b20:	4393      	bics	r3, r2
 8002b22:	0019      	movs	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2220      	movs	r2, #32
 8002b34:	4013      	ands	r3, r2
 8002b36:	d009      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b38:	4b07      	ldr	r3, [pc, #28]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	2210      	movs	r2, #16
 8002b3e:	4393      	bics	r3, r2
 8002b40:	0019      	movs	r1, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	0018      	movs	r0, r3
 8002b50:	46bd      	mov	sp, r7
 8002b52:	b006      	add	sp, #24
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40007000 	.word	0x40007000
 8002b60:	fffffcff 	.word	0xfffffcff
 8002b64:	fffeffff 	.word	0xfffeffff
 8002b68:	00001388 	.word	0x00001388
 8002b6c:	efffffff 	.word	0xefffffff

08002b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e042      	b.n	8002c08 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	223d      	movs	r2, #61	@ 0x3d
 8002b86:	5c9b      	ldrb	r3, [r3, r2]
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d107      	bne.n	8002b9e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	223c      	movs	r2, #60	@ 0x3c
 8002b92:	2100      	movs	r1, #0
 8002b94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f7fe fa87 	bl	80010ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	223d      	movs	r2, #61	@ 0x3d
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3304      	adds	r3, #4
 8002bae:	0019      	movs	r1, r3
 8002bb0:	0010      	movs	r0, r2
 8002bb2:	f000 f943 	bl	8002e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2246      	movs	r2, #70	@ 0x46
 8002bba:	2101      	movs	r1, #1
 8002bbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	223e      	movs	r2, #62	@ 0x3e
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	5499      	strb	r1, [r3, r2]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	223f      	movs	r2, #63	@ 0x3f
 8002bca:	2101      	movs	r1, #1
 8002bcc:	5499      	strb	r1, [r3, r2]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2240      	movs	r2, #64	@ 0x40
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	5499      	strb	r1, [r3, r2]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2241      	movs	r2, #65	@ 0x41
 8002bda:	2101      	movs	r1, #1
 8002bdc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2242      	movs	r2, #66	@ 0x42
 8002be2:	2101      	movs	r1, #1
 8002be4:	5499      	strb	r1, [r3, r2]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2243      	movs	r2, #67	@ 0x43
 8002bea:	2101      	movs	r1, #1
 8002bec:	5499      	strb	r1, [r3, r2]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2244      	movs	r2, #68	@ 0x44
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	5499      	strb	r1, [r3, r2]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2245      	movs	r2, #69	@ 0x45
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	223d      	movs	r2, #61	@ 0x3d
 8002c02:	2101      	movs	r1, #1
 8002c04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	0018      	movs	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b002      	add	sp, #8
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d021      	beq.n	8002c74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2202      	movs	r2, #2
 8002c34:	4013      	ands	r3, r2
 8002c36:	d01d      	beq.n	8002c74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	4252      	negs	r2, r2
 8002c40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	2203      	movs	r2, #3
 8002c50:	4013      	ands	r3, r2
 8002c52:	d004      	beq.n	8002c5e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	0018      	movs	r0, r3
 8002c58:	f000 f8d8 	bl	8002e0c <HAL_TIM_IC_CaptureCallback>
 8002c5c:	e007      	b.n	8002c6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	0018      	movs	r0, r3
 8002c62:	f000 f8cb 	bl	8002dfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f000 f8d7 	bl	8002e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2204      	movs	r2, #4
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d022      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2204      	movs	r2, #4
 8002c80:	4013      	ands	r3, r2
 8002c82:	d01e      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2205      	movs	r2, #5
 8002c8a:	4252      	negs	r2, r2
 8002c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2202      	movs	r2, #2
 8002c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	23c0      	movs	r3, #192	@ 0xc0
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d004      	beq.n	8002cac <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f000 f8b1 	bl	8002e0c <HAL_TIM_IC_CaptureCallback>
 8002caa:	e007      	b.n	8002cbc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f000 f8a4 	bl	8002dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f000 f8b0 	bl	8002e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d021      	beq.n	8002d0e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2208      	movs	r2, #8
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d01d      	beq.n	8002d0e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2209      	movs	r2, #9
 8002cd8:	4252      	negs	r2, r2
 8002cda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2204      	movs	r2, #4
 8002ce0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	69db      	ldr	r3, [r3, #28]
 8002ce8:	2203      	movs	r2, #3
 8002cea:	4013      	ands	r3, r2
 8002cec:	d004      	beq.n	8002cf8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 f88b 	bl	8002e0c <HAL_TIM_IC_CaptureCallback>
 8002cf6:	e007      	b.n	8002d08 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f000 f87e 	bl	8002dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	0018      	movs	r0, r3
 8002d04:	f000 f88a 	bl	8002e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2210      	movs	r2, #16
 8002d12:	4013      	ands	r3, r2
 8002d14:	d022      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2210      	movs	r2, #16
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d01e      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2211      	movs	r2, #17
 8002d24:	4252      	negs	r2, r2
 8002d26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2208      	movs	r2, #8
 8002d2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	69da      	ldr	r2, [r3, #28]
 8002d34:	23c0      	movs	r3, #192	@ 0xc0
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d004      	beq.n	8002d46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f000 f864 	bl	8002e0c <HAL_TIM_IC_CaptureCallback>
 8002d44:	e007      	b.n	8002d56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f000 f857 	bl	8002dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f000 f863 	bl	8002e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4013      	ands	r3, r2
 8002d62:	d00c      	beq.n	8002d7e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2201      	movs	r2, #1
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d008      	beq.n	8002d7e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2202      	movs	r2, #2
 8002d72:	4252      	negs	r2, r2
 8002d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f000 f837 	bl	8002dec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2280      	movs	r2, #128	@ 0x80
 8002d82:	4013      	ands	r3, r2
 8002d84:	d00c      	beq.n	8002da0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2280      	movs	r2, #128	@ 0x80
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d008      	beq.n	8002da0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2281      	movs	r2, #129	@ 0x81
 8002d94:	4252      	negs	r2, r2
 8002d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f8da 	bl	8002f54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2240      	movs	r2, #64	@ 0x40
 8002da4:	4013      	ands	r3, r2
 8002da6:	d00c      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2240      	movs	r2, #64	@ 0x40
 8002dac:	4013      	ands	r3, r2
 8002dae:	d008      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2241      	movs	r2, #65	@ 0x41
 8002db6:	4252      	negs	r2, r2
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 f835 	bl	8002e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d00c      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d008      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2221      	movs	r2, #33	@ 0x21
 8002dd8:	4252      	negs	r2, r2
 8002dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	0018      	movs	r0, r3
 8002de0:	f000 f8b0 	bl	8002f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002de4:	46c0      	nop			@ (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b004      	add	sp, #16
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002df4:	46c0      	nop			@ (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b002      	add	sp, #8
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e04:	46c0      	nop			@ (mov r8, r8)
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b002      	add	sp, #8
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e14:	46c0      	nop			@ (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b002      	add	sp, #8
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e24:	46c0      	nop			@ (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b002      	add	sp, #8
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e34:	46c0      	nop			@ (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b002      	add	sp, #8
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a36      	ldr	r2, [pc, #216]	@ (8002f28 <TIM_Base_SetConfig+0xec>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d003      	beq.n	8002e5c <TIM_Base_SetConfig+0x20>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a35      	ldr	r2, [pc, #212]	@ (8002f2c <TIM_Base_SetConfig+0xf0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d108      	bne.n	8002e6e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2270      	movs	r2, #112	@ 0x70
 8002e60:	4393      	bics	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a2d      	ldr	r2, [pc, #180]	@ (8002f28 <TIM_Base_SetConfig+0xec>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d013      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a2c      	ldr	r2, [pc, #176]	@ (8002f2c <TIM_Base_SetConfig+0xf0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00f      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a2b      	ldr	r2, [pc, #172]	@ (8002f30 <TIM_Base_SetConfig+0xf4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00b      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a2a      	ldr	r2, [pc, #168]	@ (8002f34 <TIM_Base_SetConfig+0xf8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a29      	ldr	r2, [pc, #164]	@ (8002f38 <TIM_Base_SetConfig+0xfc>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d003      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a28      	ldr	r2, [pc, #160]	@ (8002f3c <TIM_Base_SetConfig+0x100>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d108      	bne.n	8002eb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4a27      	ldr	r2, [pc, #156]	@ (8002f40 <TIM_Base_SetConfig+0x104>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2280      	movs	r2, #128	@ 0x80
 8002eb4:	4393      	bics	r3, r2
 8002eb6:	001a      	movs	r2, r3
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a13      	ldr	r2, [pc, #76]	@ (8002f28 <TIM_Base_SetConfig+0xec>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <TIM_Base_SetConfig+0xba>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a14      	ldr	r2, [pc, #80]	@ (8002f34 <TIM_Base_SetConfig+0xf8>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d007      	beq.n	8002ef6 <TIM_Base_SetConfig+0xba>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a13      	ldr	r2, [pc, #76]	@ (8002f38 <TIM_Base_SetConfig+0xfc>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d003      	beq.n	8002ef6 <TIM_Base_SetConfig+0xba>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a12      	ldr	r2, [pc, #72]	@ (8002f3c <TIM_Base_SetConfig+0x100>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d103      	bne.n	8002efe <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	691a      	ldr	r2, [r3, #16]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d106      	bne.n	8002f1e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	2201      	movs	r2, #1
 8002f16:	4393      	bics	r3, r2
 8002f18:	001a      	movs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	611a      	str	r2, [r3, #16]
  }
}
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	46bd      	mov	sp, r7
 8002f22:	b004      	add	sp, #16
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	46c0      	nop			@ (mov r8, r8)
 8002f28:	40012c00 	.word	0x40012c00
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	40002000 	.word	0x40002000
 8002f34:	40014000 	.word	0x40014000
 8002f38:	40014400 	.word	0x40014400
 8002f3c:	40014800 	.word	0x40014800
 8002f40:	fffffcff 	.word	0xfffffcff

08002f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f4c:	46c0      	nop			@ (mov r8, r8)
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b002      	add	sp, #8
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b002      	add	sp, #8
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e044      	b.n	8003000 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d107      	bne.n	8002f8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2278      	movs	r2, #120	@ 0x78
 8002f82:	2100      	movs	r1, #0
 8002f84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7fe f8b5 	bl	80010f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2224      	movs	r2, #36	@ 0x24
 8002f92:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	438a      	bics	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d003      	beq.n	8002fb4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f000 fa0c 	bl	80033cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f000 f8c8 	bl	800314c <UART_SetConfig>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e01c      	b.n	8003000 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	490d      	ldr	r1, [pc, #52]	@ (8003008 <HAL_UART_Init+0xa4>)
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2108      	movs	r1, #8
 8002fe2:	438a      	bics	r2, r1
 8002fe4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f000 fa9b 	bl	8003534 <UART_CheckIdleState>
 8002ffe:	0003      	movs	r3, r0
}
 8003000:	0018      	movs	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	b002      	add	sp, #8
 8003006:	bd80      	pop	{r7, pc}
 8003008:	fffff7ff 	.word	0xfffff7ff

0800300c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08a      	sub	sp, #40	@ 0x28
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	1dbb      	adds	r3, r7, #6
 800301a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003020:	2b20      	cmp	r3, #32
 8003022:	d000      	beq.n	8003026 <HAL_UART_Transmit+0x1a>
 8003024:	e08c      	b.n	8003140 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_UART_Transmit+0x28>
 800302c:	1dbb      	adds	r3, r7, #6
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e084      	b.n	8003142 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	2380      	movs	r3, #128	@ 0x80
 800303e:	015b      	lsls	r3, r3, #5
 8003040:	429a      	cmp	r2, r3
 8003042:	d109      	bne.n	8003058 <HAL_UART_Transmit+0x4c>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	2201      	movs	r2, #1
 8003050:	4013      	ands	r3, r2
 8003052:	d001      	beq.n	8003058 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e074      	b.n	8003142 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2284      	movs	r2, #132	@ 0x84
 800305c:	2100      	movs	r1, #0
 800305e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2221      	movs	r2, #33	@ 0x21
 8003064:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003066:	f7fe f9ef 	bl	8001448 <HAL_GetTick>
 800306a:	0003      	movs	r3, r0
 800306c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	1dba      	adds	r2, r7, #6
 8003072:	2150      	movs	r1, #80	@ 0x50
 8003074:	8812      	ldrh	r2, [r2, #0]
 8003076:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1dba      	adds	r2, r7, #6
 800307c:	2152      	movs	r1, #82	@ 0x52
 800307e:	8812      	ldrh	r2, [r2, #0]
 8003080:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	2380      	movs	r3, #128	@ 0x80
 8003088:	015b      	lsls	r3, r3, #5
 800308a:	429a      	cmp	r2, r3
 800308c:	d108      	bne.n	80030a0 <HAL_UART_Transmit+0x94>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d104      	bne.n	80030a0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003096:	2300      	movs	r3, #0
 8003098:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	61bb      	str	r3, [r7, #24]
 800309e:	e003      	b.n	80030a8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030a8:	e02f      	b.n	800310a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	0013      	movs	r3, r2
 80030b4:	2200      	movs	r2, #0
 80030b6:	2180      	movs	r1, #128	@ 0x80
 80030b8:	f000 fae4 	bl	8003684 <UART_WaitOnFlagUntilTimeout>
 80030bc:	1e03      	subs	r3, r0, #0
 80030be:	d004      	beq.n	80030ca <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e03b      	b.n	8003142 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	881a      	ldrh	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	05d2      	lsls	r2, r2, #23
 80030da:	0dd2      	lsrs	r2, r2, #23
 80030dc:	b292      	uxth	r2, r2
 80030de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	3302      	adds	r3, #2
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e007      	b.n	80030f8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	781a      	ldrb	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	3301      	adds	r3, #1
 80030f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2252      	movs	r2, #82	@ 0x52
 80030fc:	5a9b      	ldrh	r3, [r3, r2]
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b299      	uxth	r1, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2252      	movs	r2, #82	@ 0x52
 8003108:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2252      	movs	r2, #82	@ 0x52
 800310e:	5a9b      	ldrh	r3, [r3, r2]
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1c9      	bne.n	80030aa <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	0013      	movs	r3, r2
 8003120:	2200      	movs	r2, #0
 8003122:	2140      	movs	r1, #64	@ 0x40
 8003124:	f000 faae 	bl	8003684 <UART_WaitOnFlagUntilTimeout>
 8003128:	1e03      	subs	r3, r0, #0
 800312a:	d004      	beq.n	8003136 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e005      	b.n	8003142 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2220      	movs	r2, #32
 800313a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	e000      	b.n	8003142 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003140:	2302      	movs	r3, #2
  }
}
 8003142:	0018      	movs	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	b008      	add	sp, #32
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003154:	231e      	movs	r3, #30
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	431a      	orrs	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	431a      	orrs	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	4313      	orrs	r3, r2
 8003172:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a8d      	ldr	r2, [pc, #564]	@ (80033b0 <UART_SetConfig+0x264>)
 800317c:	4013      	ands	r3, r2
 800317e:	0019      	movs	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	430a      	orrs	r2, r1
 8003188:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4a88      	ldr	r2, [pc, #544]	@ (80033b4 <UART_SetConfig+0x268>)
 8003192:	4013      	ands	r3, r2
 8003194:	0019      	movs	r1, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68da      	ldr	r2, [r3, #12]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	4a7f      	ldr	r2, [pc, #508]	@ (80033b8 <UART_SetConfig+0x26c>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a7b      	ldr	r2, [pc, #492]	@ (80033bc <UART_SetConfig+0x270>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d127      	bne.n	8003222 <UART_SetConfig+0xd6>
 80031d2:	4b7b      	ldr	r3, [pc, #492]	@ (80033c0 <UART_SetConfig+0x274>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d6:	2203      	movs	r2, #3
 80031d8:	4013      	ands	r3, r2
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d00d      	beq.n	80031fa <UART_SetConfig+0xae>
 80031de:	d81b      	bhi.n	8003218 <UART_SetConfig+0xcc>
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d014      	beq.n	800320e <UART_SetConfig+0xc2>
 80031e4:	d818      	bhi.n	8003218 <UART_SetConfig+0xcc>
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <UART_SetConfig+0xa4>
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d00a      	beq.n	8003204 <UART_SetConfig+0xb8>
 80031ee:	e013      	b.n	8003218 <UART_SetConfig+0xcc>
 80031f0:	231f      	movs	r3, #31
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	2200      	movs	r2, #0
 80031f6:	701a      	strb	r2, [r3, #0]
 80031f8:	e021      	b.n	800323e <UART_SetConfig+0xf2>
 80031fa:	231f      	movs	r3, #31
 80031fc:	18fb      	adds	r3, r7, r3
 80031fe:	2202      	movs	r2, #2
 8003200:	701a      	strb	r2, [r3, #0]
 8003202:	e01c      	b.n	800323e <UART_SetConfig+0xf2>
 8003204:	231f      	movs	r3, #31
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	2204      	movs	r2, #4
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e017      	b.n	800323e <UART_SetConfig+0xf2>
 800320e:	231f      	movs	r3, #31
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	2208      	movs	r2, #8
 8003214:	701a      	strb	r2, [r3, #0]
 8003216:	e012      	b.n	800323e <UART_SetConfig+0xf2>
 8003218:	231f      	movs	r3, #31
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	2210      	movs	r2, #16
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e00d      	b.n	800323e <UART_SetConfig+0xf2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a67      	ldr	r2, [pc, #412]	@ (80033c4 <UART_SetConfig+0x278>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d104      	bne.n	8003236 <UART_SetConfig+0xea>
 800322c:	231f      	movs	r3, #31
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e003      	b.n	800323e <UART_SetConfig+0xf2>
 8003236:	231f      	movs	r3, #31
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2210      	movs	r2, #16
 800323c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	2380      	movs	r3, #128	@ 0x80
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	429a      	cmp	r2, r3
 8003248:	d15c      	bne.n	8003304 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800324a:	231f      	movs	r3, #31
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	2b08      	cmp	r3, #8
 8003252:	d015      	beq.n	8003280 <UART_SetConfig+0x134>
 8003254:	dc18      	bgt.n	8003288 <UART_SetConfig+0x13c>
 8003256:	2b04      	cmp	r3, #4
 8003258:	d00d      	beq.n	8003276 <UART_SetConfig+0x12a>
 800325a:	dc15      	bgt.n	8003288 <UART_SetConfig+0x13c>
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <UART_SetConfig+0x11a>
 8003260:	2b02      	cmp	r3, #2
 8003262:	d005      	beq.n	8003270 <UART_SetConfig+0x124>
 8003264:	e010      	b.n	8003288 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003266:	f7ff fb9f 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 800326a:	0003      	movs	r3, r0
 800326c:	61bb      	str	r3, [r7, #24]
        break;
 800326e:	e012      	b.n	8003296 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003270:	4b55      	ldr	r3, [pc, #340]	@ (80033c8 <UART_SetConfig+0x27c>)
 8003272:	61bb      	str	r3, [r7, #24]
        break;
 8003274:	e00f      	b.n	8003296 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003276:	f7ff fb37 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 800327a:	0003      	movs	r3, r0
 800327c:	61bb      	str	r3, [r7, #24]
        break;
 800327e:	e00a      	b.n	8003296 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	021b      	lsls	r3, r3, #8
 8003284:	61bb      	str	r3, [r7, #24]
        break;
 8003286:	e006      	b.n	8003296 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800328c:	231e      	movs	r3, #30
 800328e:	18fb      	adds	r3, r7, r3
 8003290:	2201      	movs	r2, #1
 8003292:	701a      	strb	r2, [r3, #0]
        break;
 8003294:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d100      	bne.n	800329e <UART_SetConfig+0x152>
 800329c:	e07a      	b.n	8003394 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	005a      	lsls	r2, r3, #1
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	085b      	lsrs	r3, r3, #1
 80032a8:	18d2      	adds	r2, r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	0019      	movs	r1, r3
 80032b0:	0010      	movs	r0, r2
 80032b2:	f7fc ff33 	bl	800011c <__udivsi3>
 80032b6:	0003      	movs	r3, r0
 80032b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	2b0f      	cmp	r3, #15
 80032be:	d91c      	bls.n	80032fa <UART_SetConfig+0x1ae>
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	2380      	movs	r3, #128	@ 0x80
 80032c4:	025b      	lsls	r3, r3, #9
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d217      	bcs.n	80032fa <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	200e      	movs	r0, #14
 80032d0:	183b      	adds	r3, r7, r0
 80032d2:	210f      	movs	r1, #15
 80032d4:	438a      	bics	r2, r1
 80032d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	b29b      	uxth	r3, r3
 80032de:	2207      	movs	r2, #7
 80032e0:	4013      	ands	r3, r2
 80032e2:	b299      	uxth	r1, r3
 80032e4:	183b      	adds	r3, r7, r0
 80032e6:	183a      	adds	r2, r7, r0
 80032e8:	8812      	ldrh	r2, [r2, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	183a      	adds	r2, r7, r0
 80032f4:	8812      	ldrh	r2, [r2, #0]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	e04c      	b.n	8003394 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80032fa:	231e      	movs	r3, #30
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	2201      	movs	r2, #1
 8003300:	701a      	strb	r2, [r3, #0]
 8003302:	e047      	b.n	8003394 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003304:	231f      	movs	r3, #31
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b08      	cmp	r3, #8
 800330c:	d015      	beq.n	800333a <UART_SetConfig+0x1ee>
 800330e:	dc18      	bgt.n	8003342 <UART_SetConfig+0x1f6>
 8003310:	2b04      	cmp	r3, #4
 8003312:	d00d      	beq.n	8003330 <UART_SetConfig+0x1e4>
 8003314:	dc15      	bgt.n	8003342 <UART_SetConfig+0x1f6>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <UART_SetConfig+0x1d4>
 800331a:	2b02      	cmp	r3, #2
 800331c:	d005      	beq.n	800332a <UART_SetConfig+0x1de>
 800331e:	e010      	b.n	8003342 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003320:	f7ff fb42 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 8003324:	0003      	movs	r3, r0
 8003326:	61bb      	str	r3, [r7, #24]
        break;
 8003328:	e012      	b.n	8003350 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800332a:	4b27      	ldr	r3, [pc, #156]	@ (80033c8 <UART_SetConfig+0x27c>)
 800332c:	61bb      	str	r3, [r7, #24]
        break;
 800332e:	e00f      	b.n	8003350 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003330:	f7ff fada 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003334:	0003      	movs	r3, r0
 8003336:	61bb      	str	r3, [r7, #24]
        break;
 8003338:	e00a      	b.n	8003350 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800333a:	2380      	movs	r3, #128	@ 0x80
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	61bb      	str	r3, [r7, #24]
        break;
 8003340:	e006      	b.n	8003350 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003346:	231e      	movs	r3, #30
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	2201      	movs	r2, #1
 800334c:	701a      	strb	r2, [r3, #0]
        break;
 800334e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d01e      	beq.n	8003394 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	085a      	lsrs	r2, r3, #1
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	18d2      	adds	r2, r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	0019      	movs	r1, r3
 8003366:	0010      	movs	r0, r2
 8003368:	f7fc fed8 	bl	800011c <__udivsi3>
 800336c:	0003      	movs	r3, r0
 800336e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	2b0f      	cmp	r3, #15
 8003374:	d90a      	bls.n	800338c <UART_SetConfig+0x240>
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	2380      	movs	r3, #128	@ 0x80
 800337a:	025b      	lsls	r3, r3, #9
 800337c:	429a      	cmp	r2, r3
 800337e:	d205      	bcs.n	800338c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	b29a      	uxth	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60da      	str	r2, [r3, #12]
 800338a:	e003      	b.n	8003394 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800338c:	231e      	movs	r3, #30
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	2201      	movs	r2, #1
 8003392:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80033a0:	231e      	movs	r3, #30
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	781b      	ldrb	r3, [r3, #0]
}
 80033a6:	0018      	movs	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b008      	add	sp, #32
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	ffff69f3 	.word	0xffff69f3
 80033b4:	ffffcfff 	.word	0xffffcfff
 80033b8:	fffff4ff 	.word	0xfffff4ff
 80033bc:	40013800 	.word	0x40013800
 80033c0:	40021000 	.word	0x40021000
 80033c4:	40004400 	.word	0x40004400
 80033c8:	007a1200 	.word	0x007a1200

080033cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	2208      	movs	r2, #8
 80033da:	4013      	ands	r3, r2
 80033dc:	d00b      	beq.n	80033f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003510 <UART_AdvFeatureConfig+0x144>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	0019      	movs	r1, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	2201      	movs	r2, #1
 80033fc:	4013      	ands	r3, r2
 80033fe:	d00b      	beq.n	8003418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	4a43      	ldr	r2, [pc, #268]	@ (8003514 <UART_AdvFeatureConfig+0x148>)
 8003408:	4013      	ands	r3, r2
 800340a:	0019      	movs	r1, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	2202      	movs	r2, #2
 800341e:	4013      	ands	r3, r2
 8003420:	d00b      	beq.n	800343a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	4a3b      	ldr	r2, [pc, #236]	@ (8003518 <UART_AdvFeatureConfig+0x14c>)
 800342a:	4013      	ands	r3, r2
 800342c:	0019      	movs	r1, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	2204      	movs	r2, #4
 8003440:	4013      	ands	r3, r2
 8003442:	d00b      	beq.n	800345c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	4a34      	ldr	r2, [pc, #208]	@ (800351c <UART_AdvFeatureConfig+0x150>)
 800344c:	4013      	ands	r3, r2
 800344e:	0019      	movs	r1, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	2210      	movs	r2, #16
 8003462:	4013      	ands	r3, r2
 8003464:	d00b      	beq.n	800347e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	4a2c      	ldr	r2, [pc, #176]	@ (8003520 <UART_AdvFeatureConfig+0x154>)
 800346e:	4013      	ands	r3, r2
 8003470:	0019      	movs	r1, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003482:	2220      	movs	r2, #32
 8003484:	4013      	ands	r3, r2
 8003486:	d00b      	beq.n	80034a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	4a25      	ldr	r2, [pc, #148]	@ (8003524 <UART_AdvFeatureConfig+0x158>)
 8003490:	4013      	ands	r3, r2
 8003492:	0019      	movs	r1, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	2240      	movs	r2, #64	@ 0x40
 80034a6:	4013      	ands	r3, r2
 80034a8:	d01d      	beq.n	80034e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003528 <UART_AdvFeatureConfig+0x15c>)
 80034b2:	4013      	ands	r3, r2
 80034b4:	0019      	movs	r1, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034c6:	2380      	movs	r3, #128	@ 0x80
 80034c8:	035b      	lsls	r3, r3, #13
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d10b      	bne.n	80034e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4a15      	ldr	r2, [pc, #84]	@ (800352c <UART_AdvFeatureConfig+0x160>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	0019      	movs	r1, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ea:	2280      	movs	r2, #128	@ 0x80
 80034ec:	4013      	ands	r3, r2
 80034ee:	d00b      	beq.n	8003508 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003530 <UART_AdvFeatureConfig+0x164>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	0019      	movs	r1, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	605a      	str	r2, [r3, #4]
  }
}
 8003508:	46c0      	nop			@ (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b002      	add	sp, #8
 800350e:	bd80      	pop	{r7, pc}
 8003510:	ffff7fff 	.word	0xffff7fff
 8003514:	fffdffff 	.word	0xfffdffff
 8003518:	fffeffff 	.word	0xfffeffff
 800351c:	fffbffff 	.word	0xfffbffff
 8003520:	ffffefff 	.word	0xffffefff
 8003524:	ffffdfff 	.word	0xffffdfff
 8003528:	ffefffff 	.word	0xffefffff
 800352c:	ff9fffff 	.word	0xff9fffff
 8003530:	fff7ffff 	.word	0xfff7ffff

08003534 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b092      	sub	sp, #72	@ 0x48
 8003538:	af02      	add	r7, sp, #8
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2284      	movs	r2, #132	@ 0x84
 8003540:	2100      	movs	r1, #0
 8003542:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003544:	f7fd ff80 	bl	8001448 <HAL_GetTick>
 8003548:	0003      	movs	r3, r0
 800354a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2208      	movs	r2, #8
 8003554:	4013      	ands	r3, r2
 8003556:	2b08      	cmp	r3, #8
 8003558:	d12c      	bne.n	80035b4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800355a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800355c:	2280      	movs	r2, #128	@ 0x80
 800355e:	0391      	lsls	r1, r2, #14
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4a46      	ldr	r2, [pc, #280]	@ (800367c <UART_CheckIdleState+0x148>)
 8003564:	9200      	str	r2, [sp, #0]
 8003566:	2200      	movs	r2, #0
 8003568:	f000 f88c 	bl	8003684 <UART_WaitOnFlagUntilTimeout>
 800356c:	1e03      	subs	r3, r0, #0
 800356e:	d021      	beq.n	80035b4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003570:	f3ef 8310 	mrs	r3, PRIMASK
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003578:	63bb      	str	r3, [r7, #56]	@ 0x38
 800357a:	2301      	movs	r3, #1
 800357c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800357e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003580:	f383 8810 	msr	PRIMASK, r3
}
 8003584:	46c0      	nop			@ (mov r8, r8)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2180      	movs	r1, #128	@ 0x80
 8003592:	438a      	bics	r2, r1
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800359a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800359c:	f383 8810 	msr	PRIMASK, r3
}
 80035a0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2220      	movs	r2, #32
 80035a6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2278      	movs	r2, #120	@ 0x78
 80035ac:	2100      	movs	r1, #0
 80035ae:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e05f      	b.n	8003674 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2204      	movs	r2, #4
 80035bc:	4013      	ands	r3, r2
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d146      	bne.n	8003650 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c4:	2280      	movs	r2, #128	@ 0x80
 80035c6:	03d1      	lsls	r1, r2, #15
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	4a2c      	ldr	r2, [pc, #176]	@ (800367c <UART_CheckIdleState+0x148>)
 80035cc:	9200      	str	r2, [sp, #0]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f000 f858 	bl	8003684 <UART_WaitOnFlagUntilTimeout>
 80035d4:	1e03      	subs	r3, r0, #0
 80035d6:	d03b      	beq.n	8003650 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035d8:	f3ef 8310 	mrs	r3, PRIMASK
 80035dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80035de:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80035e2:	2301      	movs	r3, #1
 80035e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f383 8810 	msr	PRIMASK, r3
}
 80035ec:	46c0      	nop			@ (mov r8, r8)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4921      	ldr	r1, [pc, #132]	@ (8003680 <UART_CheckIdleState+0x14c>)
 80035fa:	400a      	ands	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003600:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f383 8810 	msr	PRIMASK, r3
}
 8003608:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800360a:	f3ef 8310 	mrs	r3, PRIMASK
 800360e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003610:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003612:	633b      	str	r3, [r7, #48]	@ 0x30
 8003614:	2301      	movs	r3, #1
 8003616:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f383 8810 	msr	PRIMASK, r3
}
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2101      	movs	r1, #1
 800362c:	438a      	bics	r2, r1
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003632:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	f383 8810 	msr	PRIMASK, r3
}
 800363a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2280      	movs	r2, #128	@ 0x80
 8003640:	2120      	movs	r1, #32
 8003642:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2278      	movs	r2, #120	@ 0x78
 8003648:	2100      	movs	r1, #0
 800364a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e011      	b.n	8003674 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2220      	movs	r2, #32
 8003654:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2280      	movs	r2, #128	@ 0x80
 800365a:	2120      	movs	r1, #32
 800365c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2278      	movs	r2, #120	@ 0x78
 800366e:	2100      	movs	r1, #0
 8003670:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	0018      	movs	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	b010      	add	sp, #64	@ 0x40
 800367a:	bd80      	pop	{r7, pc}
 800367c:	01ffffff 	.word	0x01ffffff
 8003680:	fffffedf 	.word	0xfffffedf

08003684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	603b      	str	r3, [r7, #0]
 8003690:	1dfb      	adds	r3, r7, #7
 8003692:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003694:	e051      	b.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	3301      	adds	r3, #1
 800369a:	d04e      	beq.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369c:	f7fd fed4 	bl	8001448 <HAL_GetTick>
 80036a0:	0002      	movs	r2, r0
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d302      	bcc.n	80036b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e051      	b.n	800375a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2204      	movs	r2, #4
 80036be:	4013      	ands	r3, r2
 80036c0:	d03b      	beq.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b80      	cmp	r3, #128	@ 0x80
 80036c6:	d038      	beq.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	2b40      	cmp	r3, #64	@ 0x40
 80036cc:	d035      	beq.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	2208      	movs	r2, #8
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d111      	bne.n	8003700 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2208      	movs	r2, #8
 80036e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	0018      	movs	r0, r3
 80036e8:	f000 f83c 	bl	8003764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2284      	movs	r2, #132	@ 0x84
 80036f0:	2108      	movs	r1, #8
 80036f2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2278      	movs	r2, #120	@ 0x78
 80036f8:	2100      	movs	r1, #0
 80036fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e02c      	b.n	800375a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	2380      	movs	r3, #128	@ 0x80
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	401a      	ands	r2, r3
 800370c:	2380      	movs	r3, #128	@ 0x80
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	429a      	cmp	r2, r3
 8003712:	d112      	bne.n	800373a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2280      	movs	r2, #128	@ 0x80
 800371a:	0112      	lsls	r2, r2, #4
 800371c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	0018      	movs	r0, r3
 8003722:	f000 f81f 	bl	8003764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2284      	movs	r2, #132	@ 0x84
 800372a:	2120      	movs	r1, #32
 800372c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2278      	movs	r2, #120	@ 0x78
 8003732:	2100      	movs	r1, #0
 8003734:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e00f      	b.n	800375a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	4013      	ands	r3, r2
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	425a      	negs	r2, r3
 800374a:	4153      	adcs	r3, r2
 800374c:	b2db      	uxtb	r3, r3
 800374e:	001a      	movs	r2, r3
 8003750:	1dfb      	adds	r3, r7, #7
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	429a      	cmp	r2, r3
 8003756:	d09e      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	0018      	movs	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	b004      	add	sp, #16
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b08e      	sub	sp, #56	@ 0x38
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800376c:	f3ef 8310 	mrs	r3, PRIMASK
 8003770:	617b      	str	r3, [r7, #20]
  return(result);
 8003772:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003774:	637b      	str	r3, [r7, #52]	@ 0x34
 8003776:	2301      	movs	r3, #1
 8003778:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	f383 8810 	msr	PRIMASK, r3
}
 8003780:	46c0      	nop			@ (mov r8, r8)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4926      	ldr	r1, [pc, #152]	@ (8003828 <UART_EndRxTransfer+0xc4>)
 800378e:	400a      	ands	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003794:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f383 8810 	msr	PRIMASK, r3
}
 800379c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800379e:	f3ef 8310 	mrs	r3, PRIMASK
 80037a2:	623b      	str	r3, [r7, #32]
  return(result);
 80037a4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80037a8:	2301      	movs	r3, #1
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	f383 8810 	msr	PRIMASK, r3
}
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2101      	movs	r1, #1
 80037c0:	438a      	bics	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]
 80037c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ca:	f383 8810 	msr	PRIMASK, r3
}
 80037ce:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d118      	bne.n	800380a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d8:	f3ef 8310 	mrs	r3, PRIMASK
 80037dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80037de:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037e2:	2301      	movs	r3, #1
 80037e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f383 8810 	msr	PRIMASK, r3
}
 80037ec:	46c0      	nop			@ (mov r8, r8)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2110      	movs	r1, #16
 80037fa:	438a      	bics	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003800:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	f383 8810 	msr	PRIMASK, r3
}
 8003808:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2280      	movs	r2, #128	@ 0x80
 800380e:	2120      	movs	r1, #32
 8003810:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800381e:	46c0      	nop			@ (mov r8, r8)
 8003820:	46bd      	mov	sp, r7
 8003822:	b00e      	add	sp, #56	@ 0x38
 8003824:	bd80      	pop	{r7, pc}
 8003826:	46c0      	nop			@ (mov r8, r8)
 8003828:	fffffedf 	.word	0xfffffedf

0800382c <std>:
 800382c:	2300      	movs	r3, #0
 800382e:	b510      	push	{r4, lr}
 8003830:	0004      	movs	r4, r0
 8003832:	6003      	str	r3, [r0, #0]
 8003834:	6043      	str	r3, [r0, #4]
 8003836:	6083      	str	r3, [r0, #8]
 8003838:	8181      	strh	r1, [r0, #12]
 800383a:	6643      	str	r3, [r0, #100]	@ 0x64
 800383c:	81c2      	strh	r2, [r0, #14]
 800383e:	6103      	str	r3, [r0, #16]
 8003840:	6143      	str	r3, [r0, #20]
 8003842:	6183      	str	r3, [r0, #24]
 8003844:	0019      	movs	r1, r3
 8003846:	2208      	movs	r2, #8
 8003848:	305c      	adds	r0, #92	@ 0x5c
 800384a:	f000 fa0f 	bl	8003c6c <memset>
 800384e:	4b0b      	ldr	r3, [pc, #44]	@ (800387c <std+0x50>)
 8003850:	6224      	str	r4, [r4, #32]
 8003852:	6263      	str	r3, [r4, #36]	@ 0x24
 8003854:	4b0a      	ldr	r3, [pc, #40]	@ (8003880 <std+0x54>)
 8003856:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003858:	4b0a      	ldr	r3, [pc, #40]	@ (8003884 <std+0x58>)
 800385a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800385c:	4b0a      	ldr	r3, [pc, #40]	@ (8003888 <std+0x5c>)
 800385e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003860:	4b0a      	ldr	r3, [pc, #40]	@ (800388c <std+0x60>)
 8003862:	429c      	cmp	r4, r3
 8003864:	d005      	beq.n	8003872 <std+0x46>
 8003866:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <std+0x64>)
 8003868:	429c      	cmp	r4, r3
 800386a:	d002      	beq.n	8003872 <std+0x46>
 800386c:	4b09      	ldr	r3, [pc, #36]	@ (8003894 <std+0x68>)
 800386e:	429c      	cmp	r4, r3
 8003870:	d103      	bne.n	800387a <std+0x4e>
 8003872:	0020      	movs	r0, r4
 8003874:	3058      	adds	r0, #88	@ 0x58
 8003876:	f000 fa79 	bl	8003d6c <__retarget_lock_init_recursive>
 800387a:	bd10      	pop	{r4, pc}
 800387c:	08003a95 	.word	0x08003a95
 8003880:	08003abd 	.word	0x08003abd
 8003884:	08003af5 	.word	0x08003af5
 8003888:	08003b21 	.word	0x08003b21
 800388c:	200001d4 	.word	0x200001d4
 8003890:	2000023c 	.word	0x2000023c
 8003894:	200002a4 	.word	0x200002a4

08003898 <stdio_exit_handler>:
 8003898:	b510      	push	{r4, lr}
 800389a:	4a03      	ldr	r2, [pc, #12]	@ (80038a8 <stdio_exit_handler+0x10>)
 800389c:	4903      	ldr	r1, [pc, #12]	@ (80038ac <stdio_exit_handler+0x14>)
 800389e:	4804      	ldr	r0, [pc, #16]	@ (80038b0 <stdio_exit_handler+0x18>)
 80038a0:	f000 f86c 	bl	800397c <_fwalk_sglue>
 80038a4:	bd10      	pop	{r4, pc}
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	20000020 	.word	0x20000020
 80038ac:	080045fd 	.word	0x080045fd
 80038b0:	20000030 	.word	0x20000030

080038b4 <cleanup_stdio>:
 80038b4:	6841      	ldr	r1, [r0, #4]
 80038b6:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <cleanup_stdio+0x30>)
 80038b8:	b510      	push	{r4, lr}
 80038ba:	0004      	movs	r4, r0
 80038bc:	4299      	cmp	r1, r3
 80038be:	d001      	beq.n	80038c4 <cleanup_stdio+0x10>
 80038c0:	f000 fe9c 	bl	80045fc <_fflush_r>
 80038c4:	68a1      	ldr	r1, [r4, #8]
 80038c6:	4b08      	ldr	r3, [pc, #32]	@ (80038e8 <cleanup_stdio+0x34>)
 80038c8:	4299      	cmp	r1, r3
 80038ca:	d002      	beq.n	80038d2 <cleanup_stdio+0x1e>
 80038cc:	0020      	movs	r0, r4
 80038ce:	f000 fe95 	bl	80045fc <_fflush_r>
 80038d2:	68e1      	ldr	r1, [r4, #12]
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <cleanup_stdio+0x38>)
 80038d6:	4299      	cmp	r1, r3
 80038d8:	d002      	beq.n	80038e0 <cleanup_stdio+0x2c>
 80038da:	0020      	movs	r0, r4
 80038dc:	f000 fe8e 	bl	80045fc <_fflush_r>
 80038e0:	bd10      	pop	{r4, pc}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	200001d4 	.word	0x200001d4
 80038e8:	2000023c 	.word	0x2000023c
 80038ec:	200002a4 	.word	0x200002a4

080038f0 <global_stdio_init.part.0>:
 80038f0:	b510      	push	{r4, lr}
 80038f2:	4b09      	ldr	r3, [pc, #36]	@ (8003918 <global_stdio_init.part.0+0x28>)
 80038f4:	4a09      	ldr	r2, [pc, #36]	@ (800391c <global_stdio_init.part.0+0x2c>)
 80038f6:	2104      	movs	r1, #4
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	4809      	ldr	r0, [pc, #36]	@ (8003920 <global_stdio_init.part.0+0x30>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	f7ff ff95 	bl	800382c <std>
 8003902:	2201      	movs	r2, #1
 8003904:	2109      	movs	r1, #9
 8003906:	4807      	ldr	r0, [pc, #28]	@ (8003924 <global_stdio_init.part.0+0x34>)
 8003908:	f7ff ff90 	bl	800382c <std>
 800390c:	2202      	movs	r2, #2
 800390e:	2112      	movs	r1, #18
 8003910:	4805      	ldr	r0, [pc, #20]	@ (8003928 <global_stdio_init.part.0+0x38>)
 8003912:	f7ff ff8b 	bl	800382c <std>
 8003916:	bd10      	pop	{r4, pc}
 8003918:	2000030c 	.word	0x2000030c
 800391c:	08003899 	.word	0x08003899
 8003920:	200001d4 	.word	0x200001d4
 8003924:	2000023c 	.word	0x2000023c
 8003928:	200002a4 	.word	0x200002a4

0800392c <__sfp_lock_acquire>:
 800392c:	b510      	push	{r4, lr}
 800392e:	4802      	ldr	r0, [pc, #8]	@ (8003938 <__sfp_lock_acquire+0xc>)
 8003930:	f000 fa1d 	bl	8003d6e <__retarget_lock_acquire_recursive>
 8003934:	bd10      	pop	{r4, pc}
 8003936:	46c0      	nop			@ (mov r8, r8)
 8003938:	20000315 	.word	0x20000315

0800393c <__sfp_lock_release>:
 800393c:	b510      	push	{r4, lr}
 800393e:	4802      	ldr	r0, [pc, #8]	@ (8003948 <__sfp_lock_release+0xc>)
 8003940:	f000 fa16 	bl	8003d70 <__retarget_lock_release_recursive>
 8003944:	bd10      	pop	{r4, pc}
 8003946:	46c0      	nop			@ (mov r8, r8)
 8003948:	20000315 	.word	0x20000315

0800394c <__sinit>:
 800394c:	b510      	push	{r4, lr}
 800394e:	0004      	movs	r4, r0
 8003950:	f7ff ffec 	bl	800392c <__sfp_lock_acquire>
 8003954:	6a23      	ldr	r3, [r4, #32]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d002      	beq.n	8003960 <__sinit+0x14>
 800395a:	f7ff ffef 	bl	800393c <__sfp_lock_release>
 800395e:	bd10      	pop	{r4, pc}
 8003960:	4b04      	ldr	r3, [pc, #16]	@ (8003974 <__sinit+0x28>)
 8003962:	6223      	str	r3, [r4, #32]
 8003964:	4b04      	ldr	r3, [pc, #16]	@ (8003978 <__sinit+0x2c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1f6      	bne.n	800395a <__sinit+0xe>
 800396c:	f7ff ffc0 	bl	80038f0 <global_stdio_init.part.0>
 8003970:	e7f3      	b.n	800395a <__sinit+0xe>
 8003972:	46c0      	nop			@ (mov r8, r8)
 8003974:	080038b5 	.word	0x080038b5
 8003978:	2000030c 	.word	0x2000030c

0800397c <_fwalk_sglue>:
 800397c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800397e:	0014      	movs	r4, r2
 8003980:	2600      	movs	r6, #0
 8003982:	9000      	str	r0, [sp, #0]
 8003984:	9101      	str	r1, [sp, #4]
 8003986:	68a5      	ldr	r5, [r4, #8]
 8003988:	6867      	ldr	r7, [r4, #4]
 800398a:	3f01      	subs	r7, #1
 800398c:	d504      	bpl.n	8003998 <_fwalk_sglue+0x1c>
 800398e:	6824      	ldr	r4, [r4, #0]
 8003990:	2c00      	cmp	r4, #0
 8003992:	d1f8      	bne.n	8003986 <_fwalk_sglue+0xa>
 8003994:	0030      	movs	r0, r6
 8003996:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003998:	89ab      	ldrh	r3, [r5, #12]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d908      	bls.n	80039b0 <_fwalk_sglue+0x34>
 800399e:	220e      	movs	r2, #14
 80039a0:	5eab      	ldrsh	r3, [r5, r2]
 80039a2:	3301      	adds	r3, #1
 80039a4:	d004      	beq.n	80039b0 <_fwalk_sglue+0x34>
 80039a6:	0029      	movs	r1, r5
 80039a8:	9800      	ldr	r0, [sp, #0]
 80039aa:	9b01      	ldr	r3, [sp, #4]
 80039ac:	4798      	blx	r3
 80039ae:	4306      	orrs	r6, r0
 80039b0:	3568      	adds	r5, #104	@ 0x68
 80039b2:	e7ea      	b.n	800398a <_fwalk_sglue+0xe>

080039b4 <iprintf>:
 80039b4:	b40f      	push	{r0, r1, r2, r3}
 80039b6:	b507      	push	{r0, r1, r2, lr}
 80039b8:	4905      	ldr	r1, [pc, #20]	@ (80039d0 <iprintf+0x1c>)
 80039ba:	ab04      	add	r3, sp, #16
 80039bc:	6808      	ldr	r0, [r1, #0]
 80039be:	cb04      	ldmia	r3!, {r2}
 80039c0:	6881      	ldr	r1, [r0, #8]
 80039c2:	9301      	str	r3, [sp, #4]
 80039c4:	f000 fafa 	bl	8003fbc <_vfiprintf_r>
 80039c8:	b003      	add	sp, #12
 80039ca:	bc08      	pop	{r3}
 80039cc:	b004      	add	sp, #16
 80039ce:	4718      	bx	r3
 80039d0:	2000002c 	.word	0x2000002c

080039d4 <_puts_r>:
 80039d4:	6a03      	ldr	r3, [r0, #32]
 80039d6:	b570      	push	{r4, r5, r6, lr}
 80039d8:	0005      	movs	r5, r0
 80039da:	000e      	movs	r6, r1
 80039dc:	6884      	ldr	r4, [r0, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <_puts_r+0x12>
 80039e2:	f7ff ffb3 	bl	800394c <__sinit>
 80039e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039e8:	07db      	lsls	r3, r3, #31
 80039ea:	d405      	bmi.n	80039f8 <_puts_r+0x24>
 80039ec:	89a3      	ldrh	r3, [r4, #12]
 80039ee:	059b      	lsls	r3, r3, #22
 80039f0:	d402      	bmi.n	80039f8 <_puts_r+0x24>
 80039f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039f4:	f000 f9bb 	bl	8003d6e <__retarget_lock_acquire_recursive>
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	071b      	lsls	r3, r3, #28
 80039fc:	d502      	bpl.n	8003a04 <_puts_r+0x30>
 80039fe:	6923      	ldr	r3, [r4, #16]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d11f      	bne.n	8003a44 <_puts_r+0x70>
 8003a04:	0021      	movs	r1, r4
 8003a06:	0028      	movs	r0, r5
 8003a08:	f000 f8d2 	bl	8003bb0 <__swsetup_r>
 8003a0c:	2800      	cmp	r0, #0
 8003a0e:	d019      	beq.n	8003a44 <_puts_r+0x70>
 8003a10:	2501      	movs	r5, #1
 8003a12:	426d      	negs	r5, r5
 8003a14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a16:	07db      	lsls	r3, r3, #31
 8003a18:	d405      	bmi.n	8003a26 <_puts_r+0x52>
 8003a1a:	89a3      	ldrh	r3, [r4, #12]
 8003a1c:	059b      	lsls	r3, r3, #22
 8003a1e:	d402      	bmi.n	8003a26 <_puts_r+0x52>
 8003a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a22:	f000 f9a5 	bl	8003d70 <__retarget_lock_release_recursive>
 8003a26:	0028      	movs	r0, r5
 8003a28:	bd70      	pop	{r4, r5, r6, pc}
 8003a2a:	3601      	adds	r6, #1
 8003a2c:	60a3      	str	r3, [r4, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	da04      	bge.n	8003a3c <_puts_r+0x68>
 8003a32:	69a2      	ldr	r2, [r4, #24]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	dc16      	bgt.n	8003a66 <_puts_r+0x92>
 8003a38:	290a      	cmp	r1, #10
 8003a3a:	d014      	beq.n	8003a66 <_puts_r+0x92>
 8003a3c:	6823      	ldr	r3, [r4, #0]
 8003a3e:	1c5a      	adds	r2, r3, #1
 8003a40:	6022      	str	r2, [r4, #0]
 8003a42:	7019      	strb	r1, [r3, #0]
 8003a44:	68a3      	ldr	r3, [r4, #8]
 8003a46:	7831      	ldrb	r1, [r6, #0]
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	2900      	cmp	r1, #0
 8003a4c:	d1ed      	bne.n	8003a2a <_puts_r+0x56>
 8003a4e:	60a3      	str	r3, [r4, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	da0f      	bge.n	8003a74 <_puts_r+0xa0>
 8003a54:	0022      	movs	r2, r4
 8003a56:	0028      	movs	r0, r5
 8003a58:	310a      	adds	r1, #10
 8003a5a:	f000 f867 	bl	8003b2c <__swbuf_r>
 8003a5e:	3001      	adds	r0, #1
 8003a60:	d0d6      	beq.n	8003a10 <_puts_r+0x3c>
 8003a62:	250a      	movs	r5, #10
 8003a64:	e7d6      	b.n	8003a14 <_puts_r+0x40>
 8003a66:	0022      	movs	r2, r4
 8003a68:	0028      	movs	r0, r5
 8003a6a:	f000 f85f 	bl	8003b2c <__swbuf_r>
 8003a6e:	3001      	adds	r0, #1
 8003a70:	d1e8      	bne.n	8003a44 <_puts_r+0x70>
 8003a72:	e7cd      	b.n	8003a10 <_puts_r+0x3c>
 8003a74:	6823      	ldr	r3, [r4, #0]
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	6022      	str	r2, [r4, #0]
 8003a7a:	220a      	movs	r2, #10
 8003a7c:	701a      	strb	r2, [r3, #0]
 8003a7e:	e7f0      	b.n	8003a62 <_puts_r+0x8e>

08003a80 <puts>:
 8003a80:	b510      	push	{r4, lr}
 8003a82:	4b03      	ldr	r3, [pc, #12]	@ (8003a90 <puts+0x10>)
 8003a84:	0001      	movs	r1, r0
 8003a86:	6818      	ldr	r0, [r3, #0]
 8003a88:	f7ff ffa4 	bl	80039d4 <_puts_r>
 8003a8c:	bd10      	pop	{r4, pc}
 8003a8e:	46c0      	nop			@ (mov r8, r8)
 8003a90:	2000002c 	.word	0x2000002c

08003a94 <__sread>:
 8003a94:	b570      	push	{r4, r5, r6, lr}
 8003a96:	000c      	movs	r4, r1
 8003a98:	250e      	movs	r5, #14
 8003a9a:	5f49      	ldrsh	r1, [r1, r5]
 8003a9c:	f000 f914 	bl	8003cc8 <_read_r>
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	db03      	blt.n	8003aac <__sread+0x18>
 8003aa4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003aa6:	181b      	adds	r3, r3, r0
 8003aa8:	6563      	str	r3, [r4, #84]	@ 0x54
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	89a3      	ldrh	r3, [r4, #12]
 8003aae:	4a02      	ldr	r2, [pc, #8]	@ (8003ab8 <__sread+0x24>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	81a3      	strh	r3, [r4, #12]
 8003ab4:	e7f9      	b.n	8003aaa <__sread+0x16>
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	ffffefff 	.word	0xffffefff

08003abc <__swrite>:
 8003abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003abe:	001f      	movs	r7, r3
 8003ac0:	898b      	ldrh	r3, [r1, #12]
 8003ac2:	0005      	movs	r5, r0
 8003ac4:	000c      	movs	r4, r1
 8003ac6:	0016      	movs	r6, r2
 8003ac8:	05db      	lsls	r3, r3, #23
 8003aca:	d505      	bpl.n	8003ad8 <__swrite+0x1c>
 8003acc:	230e      	movs	r3, #14
 8003ace:	5ec9      	ldrsh	r1, [r1, r3]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	f000 f8e4 	bl	8003ca0 <_lseek_r>
 8003ad8:	89a3      	ldrh	r3, [r4, #12]
 8003ada:	4a05      	ldr	r2, [pc, #20]	@ (8003af0 <__swrite+0x34>)
 8003adc:	0028      	movs	r0, r5
 8003ade:	4013      	ands	r3, r2
 8003ae0:	81a3      	strh	r3, [r4, #12]
 8003ae2:	0032      	movs	r2, r6
 8003ae4:	230e      	movs	r3, #14
 8003ae6:	5ee1      	ldrsh	r1, [r4, r3]
 8003ae8:	003b      	movs	r3, r7
 8003aea:	f000 f901 	bl	8003cf0 <_write_r>
 8003aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003af0:	ffffefff 	.word	0xffffefff

08003af4 <__sseek>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	000c      	movs	r4, r1
 8003af8:	250e      	movs	r5, #14
 8003afa:	5f49      	ldrsh	r1, [r1, r5]
 8003afc:	f000 f8d0 	bl	8003ca0 <_lseek_r>
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	1c42      	adds	r2, r0, #1
 8003b04:	d103      	bne.n	8003b0e <__sseek+0x1a>
 8003b06:	4a05      	ldr	r2, [pc, #20]	@ (8003b1c <__sseek+0x28>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	81a3      	strh	r3, [r4, #12]
 8003b0c:	bd70      	pop	{r4, r5, r6, pc}
 8003b0e:	2280      	movs	r2, #128	@ 0x80
 8003b10:	0152      	lsls	r2, r2, #5
 8003b12:	4313      	orrs	r3, r2
 8003b14:	81a3      	strh	r3, [r4, #12]
 8003b16:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b18:	e7f8      	b.n	8003b0c <__sseek+0x18>
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	ffffefff 	.word	0xffffefff

08003b20 <__sclose>:
 8003b20:	b510      	push	{r4, lr}
 8003b22:	230e      	movs	r3, #14
 8003b24:	5ec9      	ldrsh	r1, [r1, r3]
 8003b26:	f000 f8a9 	bl	8003c7c <_close_r>
 8003b2a:	bd10      	pop	{r4, pc}

08003b2c <__swbuf_r>:
 8003b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2e:	0006      	movs	r6, r0
 8003b30:	000d      	movs	r5, r1
 8003b32:	0014      	movs	r4, r2
 8003b34:	2800      	cmp	r0, #0
 8003b36:	d004      	beq.n	8003b42 <__swbuf_r+0x16>
 8003b38:	6a03      	ldr	r3, [r0, #32]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <__swbuf_r+0x16>
 8003b3e:	f7ff ff05 	bl	800394c <__sinit>
 8003b42:	69a3      	ldr	r3, [r4, #24]
 8003b44:	60a3      	str	r3, [r4, #8]
 8003b46:	89a3      	ldrh	r3, [r4, #12]
 8003b48:	071b      	lsls	r3, r3, #28
 8003b4a:	d502      	bpl.n	8003b52 <__swbuf_r+0x26>
 8003b4c:	6923      	ldr	r3, [r4, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <__swbuf_r+0x3a>
 8003b52:	0021      	movs	r1, r4
 8003b54:	0030      	movs	r0, r6
 8003b56:	f000 f82b 	bl	8003bb0 <__swsetup_r>
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d003      	beq.n	8003b66 <__swbuf_r+0x3a>
 8003b5e:	2501      	movs	r5, #1
 8003b60:	426d      	negs	r5, r5
 8003b62:	0028      	movs	r0, r5
 8003b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b66:	6923      	ldr	r3, [r4, #16]
 8003b68:	6820      	ldr	r0, [r4, #0]
 8003b6a:	b2ef      	uxtb	r7, r5
 8003b6c:	1ac0      	subs	r0, r0, r3
 8003b6e:	6963      	ldr	r3, [r4, #20]
 8003b70:	b2ed      	uxtb	r5, r5
 8003b72:	4283      	cmp	r3, r0
 8003b74:	dc05      	bgt.n	8003b82 <__swbuf_r+0x56>
 8003b76:	0021      	movs	r1, r4
 8003b78:	0030      	movs	r0, r6
 8003b7a:	f000 fd3f 	bl	80045fc <_fflush_r>
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	d1ed      	bne.n	8003b5e <__swbuf_r+0x32>
 8003b82:	68a3      	ldr	r3, [r4, #8]
 8003b84:	3001      	adds	r0, #1
 8003b86:	3b01      	subs	r3, #1
 8003b88:	60a3      	str	r3, [r4, #8]
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	6022      	str	r2, [r4, #0]
 8003b90:	701f      	strb	r7, [r3, #0]
 8003b92:	6963      	ldr	r3, [r4, #20]
 8003b94:	4283      	cmp	r3, r0
 8003b96:	d004      	beq.n	8003ba2 <__swbuf_r+0x76>
 8003b98:	89a3      	ldrh	r3, [r4, #12]
 8003b9a:	07db      	lsls	r3, r3, #31
 8003b9c:	d5e1      	bpl.n	8003b62 <__swbuf_r+0x36>
 8003b9e:	2d0a      	cmp	r5, #10
 8003ba0:	d1df      	bne.n	8003b62 <__swbuf_r+0x36>
 8003ba2:	0021      	movs	r1, r4
 8003ba4:	0030      	movs	r0, r6
 8003ba6:	f000 fd29 	bl	80045fc <_fflush_r>
 8003baa:	2800      	cmp	r0, #0
 8003bac:	d0d9      	beq.n	8003b62 <__swbuf_r+0x36>
 8003bae:	e7d6      	b.n	8003b5e <__swbuf_r+0x32>

08003bb0 <__swsetup_r>:
 8003bb0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c68 <__swsetup_r+0xb8>)
 8003bb2:	b570      	push	{r4, r5, r6, lr}
 8003bb4:	0005      	movs	r5, r0
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	000c      	movs	r4, r1
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	d004      	beq.n	8003bc8 <__swsetup_r+0x18>
 8003bbe:	6a03      	ldr	r3, [r0, #32]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <__swsetup_r+0x18>
 8003bc4:	f7ff fec2 	bl	800394c <__sinit>
 8003bc8:	230c      	movs	r3, #12
 8003bca:	5ee2      	ldrsh	r2, [r4, r3]
 8003bcc:	0713      	lsls	r3, r2, #28
 8003bce:	d423      	bmi.n	8003c18 <__swsetup_r+0x68>
 8003bd0:	06d3      	lsls	r3, r2, #27
 8003bd2:	d407      	bmi.n	8003be4 <__swsetup_r+0x34>
 8003bd4:	2309      	movs	r3, #9
 8003bd6:	602b      	str	r3, [r5, #0]
 8003bd8:	2340      	movs	r3, #64	@ 0x40
 8003bda:	2001      	movs	r0, #1
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	81a3      	strh	r3, [r4, #12]
 8003be0:	4240      	negs	r0, r0
 8003be2:	e03a      	b.n	8003c5a <__swsetup_r+0xaa>
 8003be4:	0752      	lsls	r2, r2, #29
 8003be6:	d513      	bpl.n	8003c10 <__swsetup_r+0x60>
 8003be8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bea:	2900      	cmp	r1, #0
 8003bec:	d008      	beq.n	8003c00 <__swsetup_r+0x50>
 8003bee:	0023      	movs	r3, r4
 8003bf0:	3344      	adds	r3, #68	@ 0x44
 8003bf2:	4299      	cmp	r1, r3
 8003bf4:	d002      	beq.n	8003bfc <__swsetup_r+0x4c>
 8003bf6:	0028      	movs	r0, r5
 8003bf8:	f000 f8bc 	bl	8003d74 <_free_r>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c00:	2224      	movs	r2, #36	@ 0x24
 8003c02:	89a3      	ldrh	r3, [r4, #12]
 8003c04:	4393      	bics	r3, r2
 8003c06:	81a3      	strh	r3, [r4, #12]
 8003c08:	2300      	movs	r3, #0
 8003c0a:	6063      	str	r3, [r4, #4]
 8003c0c:	6923      	ldr	r3, [r4, #16]
 8003c0e:	6023      	str	r3, [r4, #0]
 8003c10:	2308      	movs	r3, #8
 8003c12:	89a2      	ldrh	r2, [r4, #12]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	6923      	ldr	r3, [r4, #16]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10b      	bne.n	8003c36 <__swsetup_r+0x86>
 8003c1e:	21a0      	movs	r1, #160	@ 0xa0
 8003c20:	2280      	movs	r2, #128	@ 0x80
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	0089      	lsls	r1, r1, #2
 8003c26:	0092      	lsls	r2, r2, #2
 8003c28:	400b      	ands	r3, r1
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d003      	beq.n	8003c36 <__swsetup_r+0x86>
 8003c2e:	0021      	movs	r1, r4
 8003c30:	0028      	movs	r0, r5
 8003c32:	f000 fd39 	bl	80046a8 <__smakebuf_r>
 8003c36:	230c      	movs	r3, #12
 8003c38:	5ee2      	ldrsh	r2, [r4, r3]
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	0013      	movs	r3, r2
 8003c3e:	400b      	ands	r3, r1
 8003c40:	420a      	tst	r2, r1
 8003c42:	d00b      	beq.n	8003c5c <__swsetup_r+0xac>
 8003c44:	2300      	movs	r3, #0
 8003c46:	60a3      	str	r3, [r4, #8]
 8003c48:	6963      	ldr	r3, [r4, #20]
 8003c4a:	425b      	negs	r3, r3
 8003c4c:	61a3      	str	r3, [r4, #24]
 8003c4e:	2000      	movs	r0, #0
 8003c50:	6923      	ldr	r3, [r4, #16]
 8003c52:	4283      	cmp	r3, r0
 8003c54:	d101      	bne.n	8003c5a <__swsetup_r+0xaa>
 8003c56:	0613      	lsls	r3, r2, #24
 8003c58:	d4be      	bmi.n	8003bd8 <__swsetup_r+0x28>
 8003c5a:	bd70      	pop	{r4, r5, r6, pc}
 8003c5c:	0791      	lsls	r1, r2, #30
 8003c5e:	d400      	bmi.n	8003c62 <__swsetup_r+0xb2>
 8003c60:	6963      	ldr	r3, [r4, #20]
 8003c62:	60a3      	str	r3, [r4, #8]
 8003c64:	e7f3      	b.n	8003c4e <__swsetup_r+0x9e>
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	2000002c 	.word	0x2000002c

08003c6c <memset>:
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	1882      	adds	r2, r0, r2
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d100      	bne.n	8003c76 <memset+0xa>
 8003c74:	4770      	bx	lr
 8003c76:	7019      	strb	r1, [r3, #0]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	e7f9      	b.n	8003c70 <memset+0x4>

08003c7c <_close_r>:
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	b570      	push	{r4, r5, r6, lr}
 8003c80:	4d06      	ldr	r5, [pc, #24]	@ (8003c9c <_close_r+0x20>)
 8003c82:	0004      	movs	r4, r0
 8003c84:	0008      	movs	r0, r1
 8003c86:	602b      	str	r3, [r5, #0]
 8003c88:	f7fd faf1 	bl	800126e <_close>
 8003c8c:	1c43      	adds	r3, r0, #1
 8003c8e:	d103      	bne.n	8003c98 <_close_r+0x1c>
 8003c90:	682b      	ldr	r3, [r5, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d000      	beq.n	8003c98 <_close_r+0x1c>
 8003c96:	6023      	str	r3, [r4, #0]
 8003c98:	bd70      	pop	{r4, r5, r6, pc}
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	20000310 	.word	0x20000310

08003ca0 <_lseek_r>:
 8003ca0:	b570      	push	{r4, r5, r6, lr}
 8003ca2:	0004      	movs	r4, r0
 8003ca4:	0008      	movs	r0, r1
 8003ca6:	0011      	movs	r1, r2
 8003ca8:	001a      	movs	r2, r3
 8003caa:	2300      	movs	r3, #0
 8003cac:	4d05      	ldr	r5, [pc, #20]	@ (8003cc4 <_lseek_r+0x24>)
 8003cae:	602b      	str	r3, [r5, #0]
 8003cb0:	f7fd fafe 	bl	80012b0 <_lseek>
 8003cb4:	1c43      	adds	r3, r0, #1
 8003cb6:	d103      	bne.n	8003cc0 <_lseek_r+0x20>
 8003cb8:	682b      	ldr	r3, [r5, #0]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d000      	beq.n	8003cc0 <_lseek_r+0x20>
 8003cbe:	6023      	str	r3, [r4, #0]
 8003cc0:	bd70      	pop	{r4, r5, r6, pc}
 8003cc2:	46c0      	nop			@ (mov r8, r8)
 8003cc4:	20000310 	.word	0x20000310

08003cc8 <_read_r>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	0004      	movs	r4, r0
 8003ccc:	0008      	movs	r0, r1
 8003cce:	0011      	movs	r1, r2
 8003cd0:	001a      	movs	r2, r3
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	4d05      	ldr	r5, [pc, #20]	@ (8003cec <_read_r+0x24>)
 8003cd6:	602b      	str	r3, [r5, #0]
 8003cd8:	f7fd fa90 	bl	80011fc <_read>
 8003cdc:	1c43      	adds	r3, r0, #1
 8003cde:	d103      	bne.n	8003ce8 <_read_r+0x20>
 8003ce0:	682b      	ldr	r3, [r5, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d000      	beq.n	8003ce8 <_read_r+0x20>
 8003ce6:	6023      	str	r3, [r4, #0]
 8003ce8:	bd70      	pop	{r4, r5, r6, pc}
 8003cea:	46c0      	nop			@ (mov r8, r8)
 8003cec:	20000310 	.word	0x20000310

08003cf0 <_write_r>:
 8003cf0:	b570      	push	{r4, r5, r6, lr}
 8003cf2:	0004      	movs	r4, r0
 8003cf4:	0008      	movs	r0, r1
 8003cf6:	0011      	movs	r1, r2
 8003cf8:	001a      	movs	r2, r3
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	4d05      	ldr	r5, [pc, #20]	@ (8003d14 <_write_r+0x24>)
 8003cfe:	602b      	str	r3, [r5, #0]
 8003d00:	f7fd fa99 	bl	8001236 <_write>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d103      	bne.n	8003d10 <_write_r+0x20>
 8003d08:	682b      	ldr	r3, [r5, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d000      	beq.n	8003d10 <_write_r+0x20>
 8003d0e:	6023      	str	r3, [r4, #0]
 8003d10:	bd70      	pop	{r4, r5, r6, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	20000310 	.word	0x20000310

08003d18 <__errno>:
 8003d18:	4b01      	ldr	r3, [pc, #4]	@ (8003d20 <__errno+0x8>)
 8003d1a:	6818      	ldr	r0, [r3, #0]
 8003d1c:	4770      	bx	lr
 8003d1e:	46c0      	nop			@ (mov r8, r8)
 8003d20:	2000002c 	.word	0x2000002c

08003d24 <__libc_init_array>:
 8003d24:	b570      	push	{r4, r5, r6, lr}
 8003d26:	2600      	movs	r6, #0
 8003d28:	4c0c      	ldr	r4, [pc, #48]	@ (8003d5c <__libc_init_array+0x38>)
 8003d2a:	4d0d      	ldr	r5, [pc, #52]	@ (8003d60 <__libc_init_array+0x3c>)
 8003d2c:	1b64      	subs	r4, r4, r5
 8003d2e:	10a4      	asrs	r4, r4, #2
 8003d30:	42a6      	cmp	r6, r4
 8003d32:	d109      	bne.n	8003d48 <__libc_init_array+0x24>
 8003d34:	2600      	movs	r6, #0
 8003d36:	f000 fd3b 	bl	80047b0 <_init>
 8003d3a:	4c0a      	ldr	r4, [pc, #40]	@ (8003d64 <__libc_init_array+0x40>)
 8003d3c:	4d0a      	ldr	r5, [pc, #40]	@ (8003d68 <__libc_init_array+0x44>)
 8003d3e:	1b64      	subs	r4, r4, r5
 8003d40:	10a4      	asrs	r4, r4, #2
 8003d42:	42a6      	cmp	r6, r4
 8003d44:	d105      	bne.n	8003d52 <__libc_init_array+0x2e>
 8003d46:	bd70      	pop	{r4, r5, r6, pc}
 8003d48:	00b3      	lsls	r3, r6, #2
 8003d4a:	58eb      	ldr	r3, [r5, r3]
 8003d4c:	4798      	blx	r3
 8003d4e:	3601      	adds	r6, #1
 8003d50:	e7ee      	b.n	8003d30 <__libc_init_array+0xc>
 8003d52:	00b3      	lsls	r3, r6, #2
 8003d54:	58eb      	ldr	r3, [r5, r3]
 8003d56:	4798      	blx	r3
 8003d58:	3601      	adds	r6, #1
 8003d5a:	e7f2      	b.n	8003d42 <__libc_init_array+0x1e>
 8003d5c:	0800499c 	.word	0x0800499c
 8003d60:	0800499c 	.word	0x0800499c
 8003d64:	080049a0 	.word	0x080049a0
 8003d68:	0800499c 	.word	0x0800499c

08003d6c <__retarget_lock_init_recursive>:
 8003d6c:	4770      	bx	lr

08003d6e <__retarget_lock_acquire_recursive>:
 8003d6e:	4770      	bx	lr

08003d70 <__retarget_lock_release_recursive>:
 8003d70:	4770      	bx	lr
	...

08003d74 <_free_r>:
 8003d74:	b570      	push	{r4, r5, r6, lr}
 8003d76:	0005      	movs	r5, r0
 8003d78:	1e0c      	subs	r4, r1, #0
 8003d7a:	d010      	beq.n	8003d9e <_free_r+0x2a>
 8003d7c:	3c04      	subs	r4, #4
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	da00      	bge.n	8003d86 <_free_r+0x12>
 8003d84:	18e4      	adds	r4, r4, r3
 8003d86:	0028      	movs	r0, r5
 8003d88:	f000 f8e0 	bl	8003f4c <__malloc_lock>
 8003d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003e04 <_free_r+0x90>)
 8003d8e:	6813      	ldr	r3, [r2, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d105      	bne.n	8003da0 <_free_r+0x2c>
 8003d94:	6063      	str	r3, [r4, #4]
 8003d96:	6014      	str	r4, [r2, #0]
 8003d98:	0028      	movs	r0, r5
 8003d9a:	f000 f8df 	bl	8003f5c <__malloc_unlock>
 8003d9e:	bd70      	pop	{r4, r5, r6, pc}
 8003da0:	42a3      	cmp	r3, r4
 8003da2:	d908      	bls.n	8003db6 <_free_r+0x42>
 8003da4:	6820      	ldr	r0, [r4, #0]
 8003da6:	1821      	adds	r1, r4, r0
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d1f3      	bne.n	8003d94 <_free_r+0x20>
 8003dac:	6819      	ldr	r1, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	1809      	adds	r1, r1, r0
 8003db2:	6021      	str	r1, [r4, #0]
 8003db4:	e7ee      	b.n	8003d94 <_free_r+0x20>
 8003db6:	001a      	movs	r2, r3
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <_free_r+0x4e>
 8003dbe:	42a3      	cmp	r3, r4
 8003dc0:	d9f9      	bls.n	8003db6 <_free_r+0x42>
 8003dc2:	6811      	ldr	r1, [r2, #0]
 8003dc4:	1850      	adds	r0, r2, r1
 8003dc6:	42a0      	cmp	r0, r4
 8003dc8:	d10b      	bne.n	8003de2 <_free_r+0x6e>
 8003dca:	6820      	ldr	r0, [r4, #0]
 8003dcc:	1809      	adds	r1, r1, r0
 8003dce:	1850      	adds	r0, r2, r1
 8003dd0:	6011      	str	r1, [r2, #0]
 8003dd2:	4283      	cmp	r3, r0
 8003dd4:	d1e0      	bne.n	8003d98 <_free_r+0x24>
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	1841      	adds	r1, r0, r1
 8003ddc:	6011      	str	r1, [r2, #0]
 8003dde:	6053      	str	r3, [r2, #4]
 8003de0:	e7da      	b.n	8003d98 <_free_r+0x24>
 8003de2:	42a0      	cmp	r0, r4
 8003de4:	d902      	bls.n	8003dec <_free_r+0x78>
 8003de6:	230c      	movs	r3, #12
 8003de8:	602b      	str	r3, [r5, #0]
 8003dea:	e7d5      	b.n	8003d98 <_free_r+0x24>
 8003dec:	6820      	ldr	r0, [r4, #0]
 8003dee:	1821      	adds	r1, r4, r0
 8003df0:	428b      	cmp	r3, r1
 8003df2:	d103      	bne.n	8003dfc <_free_r+0x88>
 8003df4:	6819      	ldr	r1, [r3, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	1809      	adds	r1, r1, r0
 8003dfa:	6021      	str	r1, [r4, #0]
 8003dfc:	6063      	str	r3, [r4, #4]
 8003dfe:	6054      	str	r4, [r2, #4]
 8003e00:	e7ca      	b.n	8003d98 <_free_r+0x24>
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	2000031c 	.word	0x2000031c

08003e08 <sbrk_aligned>:
 8003e08:	b570      	push	{r4, r5, r6, lr}
 8003e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8003e48 <sbrk_aligned+0x40>)
 8003e0c:	000d      	movs	r5, r1
 8003e0e:	6831      	ldr	r1, [r6, #0]
 8003e10:	0004      	movs	r4, r0
 8003e12:	2900      	cmp	r1, #0
 8003e14:	d102      	bne.n	8003e1c <sbrk_aligned+0x14>
 8003e16:	f000 fcad 	bl	8004774 <_sbrk_r>
 8003e1a:	6030      	str	r0, [r6, #0]
 8003e1c:	0029      	movs	r1, r5
 8003e1e:	0020      	movs	r0, r4
 8003e20:	f000 fca8 	bl	8004774 <_sbrk_r>
 8003e24:	1c43      	adds	r3, r0, #1
 8003e26:	d103      	bne.n	8003e30 <sbrk_aligned+0x28>
 8003e28:	2501      	movs	r5, #1
 8003e2a:	426d      	negs	r5, r5
 8003e2c:	0028      	movs	r0, r5
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
 8003e30:	2303      	movs	r3, #3
 8003e32:	1cc5      	adds	r5, r0, #3
 8003e34:	439d      	bics	r5, r3
 8003e36:	42a8      	cmp	r0, r5
 8003e38:	d0f8      	beq.n	8003e2c <sbrk_aligned+0x24>
 8003e3a:	1a29      	subs	r1, r5, r0
 8003e3c:	0020      	movs	r0, r4
 8003e3e:	f000 fc99 	bl	8004774 <_sbrk_r>
 8003e42:	3001      	adds	r0, #1
 8003e44:	d1f2      	bne.n	8003e2c <sbrk_aligned+0x24>
 8003e46:	e7ef      	b.n	8003e28 <sbrk_aligned+0x20>
 8003e48:	20000318 	.word	0x20000318

08003e4c <_malloc_r>:
 8003e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e4e:	2203      	movs	r2, #3
 8003e50:	1ccb      	adds	r3, r1, #3
 8003e52:	4393      	bics	r3, r2
 8003e54:	3308      	adds	r3, #8
 8003e56:	0005      	movs	r5, r0
 8003e58:	001f      	movs	r7, r3
 8003e5a:	2b0c      	cmp	r3, #12
 8003e5c:	d234      	bcs.n	8003ec8 <_malloc_r+0x7c>
 8003e5e:	270c      	movs	r7, #12
 8003e60:	42b9      	cmp	r1, r7
 8003e62:	d833      	bhi.n	8003ecc <_malloc_r+0x80>
 8003e64:	0028      	movs	r0, r5
 8003e66:	f000 f871 	bl	8003f4c <__malloc_lock>
 8003e6a:	4e37      	ldr	r6, [pc, #220]	@ (8003f48 <_malloc_r+0xfc>)
 8003e6c:	6833      	ldr	r3, [r6, #0]
 8003e6e:	001c      	movs	r4, r3
 8003e70:	2c00      	cmp	r4, #0
 8003e72:	d12f      	bne.n	8003ed4 <_malloc_r+0x88>
 8003e74:	0039      	movs	r1, r7
 8003e76:	0028      	movs	r0, r5
 8003e78:	f7ff ffc6 	bl	8003e08 <sbrk_aligned>
 8003e7c:	0004      	movs	r4, r0
 8003e7e:	1c43      	adds	r3, r0, #1
 8003e80:	d15f      	bne.n	8003f42 <_malloc_r+0xf6>
 8003e82:	6834      	ldr	r4, [r6, #0]
 8003e84:	9400      	str	r4, [sp, #0]
 8003e86:	9b00      	ldr	r3, [sp, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d14a      	bne.n	8003f22 <_malloc_r+0xd6>
 8003e8c:	2c00      	cmp	r4, #0
 8003e8e:	d052      	beq.n	8003f36 <_malloc_r+0xea>
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	0028      	movs	r0, r5
 8003e94:	18e3      	adds	r3, r4, r3
 8003e96:	9900      	ldr	r1, [sp, #0]
 8003e98:	9301      	str	r3, [sp, #4]
 8003e9a:	f000 fc6b 	bl	8004774 <_sbrk_r>
 8003e9e:	9b01      	ldr	r3, [sp, #4]
 8003ea0:	4283      	cmp	r3, r0
 8003ea2:	d148      	bne.n	8003f36 <_malloc_r+0xea>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	0028      	movs	r0, r5
 8003ea8:	1aff      	subs	r7, r7, r3
 8003eaa:	0039      	movs	r1, r7
 8003eac:	f7ff ffac 	bl	8003e08 <sbrk_aligned>
 8003eb0:	3001      	adds	r0, #1
 8003eb2:	d040      	beq.n	8003f36 <_malloc_r+0xea>
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	19db      	adds	r3, r3, r7
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	6833      	ldr	r3, [r6, #0]
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	d133      	bne.n	8003f2a <_malloc_r+0xde>
 8003ec2:	9b00      	ldr	r3, [sp, #0]
 8003ec4:	6033      	str	r3, [r6, #0]
 8003ec6:	e019      	b.n	8003efc <_malloc_r+0xb0>
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	dac9      	bge.n	8003e60 <_malloc_r+0x14>
 8003ecc:	230c      	movs	r3, #12
 8003ece:	602b      	str	r3, [r5, #0]
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ed4:	6821      	ldr	r1, [r4, #0]
 8003ed6:	1bc9      	subs	r1, r1, r7
 8003ed8:	d420      	bmi.n	8003f1c <_malloc_r+0xd0>
 8003eda:	290b      	cmp	r1, #11
 8003edc:	d90a      	bls.n	8003ef4 <_malloc_r+0xa8>
 8003ede:	19e2      	adds	r2, r4, r7
 8003ee0:	6027      	str	r7, [r4, #0]
 8003ee2:	42a3      	cmp	r3, r4
 8003ee4:	d104      	bne.n	8003ef0 <_malloc_r+0xa4>
 8003ee6:	6032      	str	r2, [r6, #0]
 8003ee8:	6863      	ldr	r3, [r4, #4]
 8003eea:	6011      	str	r1, [r2, #0]
 8003eec:	6053      	str	r3, [r2, #4]
 8003eee:	e005      	b.n	8003efc <_malloc_r+0xb0>
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	e7f9      	b.n	8003ee8 <_malloc_r+0x9c>
 8003ef4:	6862      	ldr	r2, [r4, #4]
 8003ef6:	42a3      	cmp	r3, r4
 8003ef8:	d10e      	bne.n	8003f18 <_malloc_r+0xcc>
 8003efa:	6032      	str	r2, [r6, #0]
 8003efc:	0028      	movs	r0, r5
 8003efe:	f000 f82d 	bl	8003f5c <__malloc_unlock>
 8003f02:	0020      	movs	r0, r4
 8003f04:	2207      	movs	r2, #7
 8003f06:	300b      	adds	r0, #11
 8003f08:	1d23      	adds	r3, r4, #4
 8003f0a:	4390      	bics	r0, r2
 8003f0c:	1ac2      	subs	r2, r0, r3
 8003f0e:	4298      	cmp	r0, r3
 8003f10:	d0df      	beq.n	8003ed2 <_malloc_r+0x86>
 8003f12:	1a1b      	subs	r3, r3, r0
 8003f14:	50a3      	str	r3, [r4, r2]
 8003f16:	e7dc      	b.n	8003ed2 <_malloc_r+0x86>
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	e7ef      	b.n	8003efc <_malloc_r+0xb0>
 8003f1c:	0023      	movs	r3, r4
 8003f1e:	6864      	ldr	r4, [r4, #4]
 8003f20:	e7a6      	b.n	8003e70 <_malloc_r+0x24>
 8003f22:	9c00      	ldr	r4, [sp, #0]
 8003f24:	6863      	ldr	r3, [r4, #4]
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	e7ad      	b.n	8003e86 <_malloc_r+0x3a>
 8003f2a:	001a      	movs	r2, r3
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	42a3      	cmp	r3, r4
 8003f30:	d1fb      	bne.n	8003f2a <_malloc_r+0xde>
 8003f32:	2300      	movs	r3, #0
 8003f34:	e7da      	b.n	8003eec <_malloc_r+0xa0>
 8003f36:	230c      	movs	r3, #12
 8003f38:	0028      	movs	r0, r5
 8003f3a:	602b      	str	r3, [r5, #0]
 8003f3c:	f000 f80e 	bl	8003f5c <__malloc_unlock>
 8003f40:	e7c6      	b.n	8003ed0 <_malloc_r+0x84>
 8003f42:	6007      	str	r7, [r0, #0]
 8003f44:	e7da      	b.n	8003efc <_malloc_r+0xb0>
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	2000031c 	.word	0x2000031c

08003f4c <__malloc_lock>:
 8003f4c:	b510      	push	{r4, lr}
 8003f4e:	4802      	ldr	r0, [pc, #8]	@ (8003f58 <__malloc_lock+0xc>)
 8003f50:	f7ff ff0d 	bl	8003d6e <__retarget_lock_acquire_recursive>
 8003f54:	bd10      	pop	{r4, pc}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	20000314 	.word	0x20000314

08003f5c <__malloc_unlock>:
 8003f5c:	b510      	push	{r4, lr}
 8003f5e:	4802      	ldr	r0, [pc, #8]	@ (8003f68 <__malloc_unlock+0xc>)
 8003f60:	f7ff ff06 	bl	8003d70 <__retarget_lock_release_recursive>
 8003f64:	bd10      	pop	{r4, pc}
 8003f66:	46c0      	nop			@ (mov r8, r8)
 8003f68:	20000314 	.word	0x20000314

08003f6c <__sfputc_r>:
 8003f6c:	6893      	ldr	r3, [r2, #8]
 8003f6e:	b510      	push	{r4, lr}
 8003f70:	3b01      	subs	r3, #1
 8003f72:	6093      	str	r3, [r2, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	da04      	bge.n	8003f82 <__sfputc_r+0x16>
 8003f78:	6994      	ldr	r4, [r2, #24]
 8003f7a:	42a3      	cmp	r3, r4
 8003f7c:	db07      	blt.n	8003f8e <__sfputc_r+0x22>
 8003f7e:	290a      	cmp	r1, #10
 8003f80:	d005      	beq.n	8003f8e <__sfputc_r+0x22>
 8003f82:	6813      	ldr	r3, [r2, #0]
 8003f84:	1c58      	adds	r0, r3, #1
 8003f86:	6010      	str	r0, [r2, #0]
 8003f88:	7019      	strb	r1, [r3, #0]
 8003f8a:	0008      	movs	r0, r1
 8003f8c:	bd10      	pop	{r4, pc}
 8003f8e:	f7ff fdcd 	bl	8003b2c <__swbuf_r>
 8003f92:	0001      	movs	r1, r0
 8003f94:	e7f9      	b.n	8003f8a <__sfputc_r+0x1e>

08003f96 <__sfputs_r>:
 8003f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f98:	0006      	movs	r6, r0
 8003f9a:	000f      	movs	r7, r1
 8003f9c:	0014      	movs	r4, r2
 8003f9e:	18d5      	adds	r5, r2, r3
 8003fa0:	42ac      	cmp	r4, r5
 8003fa2:	d101      	bne.n	8003fa8 <__sfputs_r+0x12>
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	e007      	b.n	8003fb8 <__sfputs_r+0x22>
 8003fa8:	7821      	ldrb	r1, [r4, #0]
 8003faa:	003a      	movs	r2, r7
 8003fac:	0030      	movs	r0, r6
 8003fae:	f7ff ffdd 	bl	8003f6c <__sfputc_r>
 8003fb2:	3401      	adds	r4, #1
 8003fb4:	1c43      	adds	r3, r0, #1
 8003fb6:	d1f3      	bne.n	8003fa0 <__sfputs_r+0xa>
 8003fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fbc <_vfiprintf_r>:
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fbe:	b0a1      	sub	sp, #132	@ 0x84
 8003fc0:	000f      	movs	r7, r1
 8003fc2:	0015      	movs	r5, r2
 8003fc4:	001e      	movs	r6, r3
 8003fc6:	9003      	str	r0, [sp, #12]
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	d004      	beq.n	8003fd6 <_vfiprintf_r+0x1a>
 8003fcc:	6a03      	ldr	r3, [r0, #32]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <_vfiprintf_r+0x1a>
 8003fd2:	f7ff fcbb 	bl	800394c <__sinit>
 8003fd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fd8:	07db      	lsls	r3, r3, #31
 8003fda:	d405      	bmi.n	8003fe8 <_vfiprintf_r+0x2c>
 8003fdc:	89bb      	ldrh	r3, [r7, #12]
 8003fde:	059b      	lsls	r3, r3, #22
 8003fe0:	d402      	bmi.n	8003fe8 <_vfiprintf_r+0x2c>
 8003fe2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003fe4:	f7ff fec3 	bl	8003d6e <__retarget_lock_acquire_recursive>
 8003fe8:	89bb      	ldrh	r3, [r7, #12]
 8003fea:	071b      	lsls	r3, r3, #28
 8003fec:	d502      	bpl.n	8003ff4 <_vfiprintf_r+0x38>
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d113      	bne.n	800401c <_vfiprintf_r+0x60>
 8003ff4:	0039      	movs	r1, r7
 8003ff6:	9803      	ldr	r0, [sp, #12]
 8003ff8:	f7ff fdda 	bl	8003bb0 <__swsetup_r>
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d00d      	beq.n	800401c <_vfiprintf_r+0x60>
 8004000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004002:	07db      	lsls	r3, r3, #31
 8004004:	d503      	bpl.n	800400e <_vfiprintf_r+0x52>
 8004006:	2001      	movs	r0, #1
 8004008:	4240      	negs	r0, r0
 800400a:	b021      	add	sp, #132	@ 0x84
 800400c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800400e:	89bb      	ldrh	r3, [r7, #12]
 8004010:	059b      	lsls	r3, r3, #22
 8004012:	d4f8      	bmi.n	8004006 <_vfiprintf_r+0x4a>
 8004014:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004016:	f7ff feab 	bl	8003d70 <__retarget_lock_release_recursive>
 800401a:	e7f4      	b.n	8004006 <_vfiprintf_r+0x4a>
 800401c:	2300      	movs	r3, #0
 800401e:	ac08      	add	r4, sp, #32
 8004020:	6163      	str	r3, [r4, #20]
 8004022:	3320      	adds	r3, #32
 8004024:	7663      	strb	r3, [r4, #25]
 8004026:	3310      	adds	r3, #16
 8004028:	76a3      	strb	r3, [r4, #26]
 800402a:	9607      	str	r6, [sp, #28]
 800402c:	002e      	movs	r6, r5
 800402e:	7833      	ldrb	r3, [r6, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <_vfiprintf_r+0x7c>
 8004034:	2b25      	cmp	r3, #37	@ 0x25
 8004036:	d148      	bne.n	80040ca <_vfiprintf_r+0x10e>
 8004038:	1b73      	subs	r3, r6, r5
 800403a:	9305      	str	r3, [sp, #20]
 800403c:	42ae      	cmp	r6, r5
 800403e:	d00b      	beq.n	8004058 <_vfiprintf_r+0x9c>
 8004040:	002a      	movs	r2, r5
 8004042:	0039      	movs	r1, r7
 8004044:	9803      	ldr	r0, [sp, #12]
 8004046:	f7ff ffa6 	bl	8003f96 <__sfputs_r>
 800404a:	3001      	adds	r0, #1
 800404c:	d100      	bne.n	8004050 <_vfiprintf_r+0x94>
 800404e:	e0ae      	b.n	80041ae <_vfiprintf_r+0x1f2>
 8004050:	6963      	ldr	r3, [r4, #20]
 8004052:	9a05      	ldr	r2, [sp, #20]
 8004054:	189b      	adds	r3, r3, r2
 8004056:	6163      	str	r3, [r4, #20]
 8004058:	7833      	ldrb	r3, [r6, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d100      	bne.n	8004060 <_vfiprintf_r+0xa4>
 800405e:	e0a6      	b.n	80041ae <_vfiprintf_r+0x1f2>
 8004060:	2201      	movs	r2, #1
 8004062:	2300      	movs	r3, #0
 8004064:	4252      	negs	r2, r2
 8004066:	6062      	str	r2, [r4, #4]
 8004068:	a904      	add	r1, sp, #16
 800406a:	3254      	adds	r2, #84	@ 0x54
 800406c:	1852      	adds	r2, r2, r1
 800406e:	1c75      	adds	r5, r6, #1
 8004070:	6023      	str	r3, [r4, #0]
 8004072:	60e3      	str	r3, [r4, #12]
 8004074:	60a3      	str	r3, [r4, #8]
 8004076:	7013      	strb	r3, [r2, #0]
 8004078:	65a3      	str	r3, [r4, #88]	@ 0x58
 800407a:	4b59      	ldr	r3, [pc, #356]	@ (80041e0 <_vfiprintf_r+0x224>)
 800407c:	2205      	movs	r2, #5
 800407e:	0018      	movs	r0, r3
 8004080:	7829      	ldrb	r1, [r5, #0]
 8004082:	9305      	str	r3, [sp, #20]
 8004084:	f000 fb88 	bl	8004798 <memchr>
 8004088:	1c6e      	adds	r6, r5, #1
 800408a:	2800      	cmp	r0, #0
 800408c:	d11f      	bne.n	80040ce <_vfiprintf_r+0x112>
 800408e:	6822      	ldr	r2, [r4, #0]
 8004090:	06d3      	lsls	r3, r2, #27
 8004092:	d504      	bpl.n	800409e <_vfiprintf_r+0xe2>
 8004094:	2353      	movs	r3, #83	@ 0x53
 8004096:	a904      	add	r1, sp, #16
 8004098:	185b      	adds	r3, r3, r1
 800409a:	2120      	movs	r1, #32
 800409c:	7019      	strb	r1, [r3, #0]
 800409e:	0713      	lsls	r3, r2, #28
 80040a0:	d504      	bpl.n	80040ac <_vfiprintf_r+0xf0>
 80040a2:	2353      	movs	r3, #83	@ 0x53
 80040a4:	a904      	add	r1, sp, #16
 80040a6:	185b      	adds	r3, r3, r1
 80040a8:	212b      	movs	r1, #43	@ 0x2b
 80040aa:	7019      	strb	r1, [r3, #0]
 80040ac:	782b      	ldrb	r3, [r5, #0]
 80040ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b0:	d016      	beq.n	80040e0 <_vfiprintf_r+0x124>
 80040b2:	002e      	movs	r6, r5
 80040b4:	2100      	movs	r1, #0
 80040b6:	200a      	movs	r0, #10
 80040b8:	68e3      	ldr	r3, [r4, #12]
 80040ba:	7832      	ldrb	r2, [r6, #0]
 80040bc:	1c75      	adds	r5, r6, #1
 80040be:	3a30      	subs	r2, #48	@ 0x30
 80040c0:	2a09      	cmp	r2, #9
 80040c2:	d950      	bls.n	8004166 <_vfiprintf_r+0x1aa>
 80040c4:	2900      	cmp	r1, #0
 80040c6:	d111      	bne.n	80040ec <_vfiprintf_r+0x130>
 80040c8:	e017      	b.n	80040fa <_vfiprintf_r+0x13e>
 80040ca:	3601      	adds	r6, #1
 80040cc:	e7af      	b.n	800402e <_vfiprintf_r+0x72>
 80040ce:	9b05      	ldr	r3, [sp, #20]
 80040d0:	6822      	ldr	r2, [r4, #0]
 80040d2:	1ac0      	subs	r0, r0, r3
 80040d4:	2301      	movs	r3, #1
 80040d6:	4083      	lsls	r3, r0
 80040d8:	4313      	orrs	r3, r2
 80040da:	0035      	movs	r5, r6
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	e7cc      	b.n	800407a <_vfiprintf_r+0xbe>
 80040e0:	9b07      	ldr	r3, [sp, #28]
 80040e2:	1d19      	adds	r1, r3, #4
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	9107      	str	r1, [sp, #28]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	db01      	blt.n	80040f0 <_vfiprintf_r+0x134>
 80040ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040ee:	e004      	b.n	80040fa <_vfiprintf_r+0x13e>
 80040f0:	425b      	negs	r3, r3
 80040f2:	60e3      	str	r3, [r4, #12]
 80040f4:	2302      	movs	r3, #2
 80040f6:	4313      	orrs	r3, r2
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	7833      	ldrb	r3, [r6, #0]
 80040fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80040fe:	d10c      	bne.n	800411a <_vfiprintf_r+0x15e>
 8004100:	7873      	ldrb	r3, [r6, #1]
 8004102:	2b2a      	cmp	r3, #42	@ 0x2a
 8004104:	d134      	bne.n	8004170 <_vfiprintf_r+0x1b4>
 8004106:	9b07      	ldr	r3, [sp, #28]
 8004108:	3602      	adds	r6, #2
 800410a:	1d1a      	adds	r2, r3, #4
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	9207      	str	r2, [sp, #28]
 8004110:	2b00      	cmp	r3, #0
 8004112:	da01      	bge.n	8004118 <_vfiprintf_r+0x15c>
 8004114:	2301      	movs	r3, #1
 8004116:	425b      	negs	r3, r3
 8004118:	9309      	str	r3, [sp, #36]	@ 0x24
 800411a:	4d32      	ldr	r5, [pc, #200]	@ (80041e4 <_vfiprintf_r+0x228>)
 800411c:	2203      	movs	r2, #3
 800411e:	0028      	movs	r0, r5
 8004120:	7831      	ldrb	r1, [r6, #0]
 8004122:	f000 fb39 	bl	8004798 <memchr>
 8004126:	2800      	cmp	r0, #0
 8004128:	d006      	beq.n	8004138 <_vfiprintf_r+0x17c>
 800412a:	2340      	movs	r3, #64	@ 0x40
 800412c:	1b40      	subs	r0, r0, r5
 800412e:	4083      	lsls	r3, r0
 8004130:	6822      	ldr	r2, [r4, #0]
 8004132:	3601      	adds	r6, #1
 8004134:	4313      	orrs	r3, r2
 8004136:	6023      	str	r3, [r4, #0]
 8004138:	7831      	ldrb	r1, [r6, #0]
 800413a:	2206      	movs	r2, #6
 800413c:	482a      	ldr	r0, [pc, #168]	@ (80041e8 <_vfiprintf_r+0x22c>)
 800413e:	1c75      	adds	r5, r6, #1
 8004140:	7621      	strb	r1, [r4, #24]
 8004142:	f000 fb29 	bl	8004798 <memchr>
 8004146:	2800      	cmp	r0, #0
 8004148:	d040      	beq.n	80041cc <_vfiprintf_r+0x210>
 800414a:	4b28      	ldr	r3, [pc, #160]	@ (80041ec <_vfiprintf_r+0x230>)
 800414c:	2b00      	cmp	r3, #0
 800414e:	d122      	bne.n	8004196 <_vfiprintf_r+0x1da>
 8004150:	2207      	movs	r2, #7
 8004152:	9b07      	ldr	r3, [sp, #28]
 8004154:	3307      	adds	r3, #7
 8004156:	4393      	bics	r3, r2
 8004158:	3308      	adds	r3, #8
 800415a:	9307      	str	r3, [sp, #28]
 800415c:	6963      	ldr	r3, [r4, #20]
 800415e:	9a04      	ldr	r2, [sp, #16]
 8004160:	189b      	adds	r3, r3, r2
 8004162:	6163      	str	r3, [r4, #20]
 8004164:	e762      	b.n	800402c <_vfiprintf_r+0x70>
 8004166:	4343      	muls	r3, r0
 8004168:	002e      	movs	r6, r5
 800416a:	2101      	movs	r1, #1
 800416c:	189b      	adds	r3, r3, r2
 800416e:	e7a4      	b.n	80040ba <_vfiprintf_r+0xfe>
 8004170:	2300      	movs	r3, #0
 8004172:	200a      	movs	r0, #10
 8004174:	0019      	movs	r1, r3
 8004176:	3601      	adds	r6, #1
 8004178:	6063      	str	r3, [r4, #4]
 800417a:	7832      	ldrb	r2, [r6, #0]
 800417c:	1c75      	adds	r5, r6, #1
 800417e:	3a30      	subs	r2, #48	@ 0x30
 8004180:	2a09      	cmp	r2, #9
 8004182:	d903      	bls.n	800418c <_vfiprintf_r+0x1d0>
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0c8      	beq.n	800411a <_vfiprintf_r+0x15e>
 8004188:	9109      	str	r1, [sp, #36]	@ 0x24
 800418a:	e7c6      	b.n	800411a <_vfiprintf_r+0x15e>
 800418c:	4341      	muls	r1, r0
 800418e:	002e      	movs	r6, r5
 8004190:	2301      	movs	r3, #1
 8004192:	1889      	adds	r1, r1, r2
 8004194:	e7f1      	b.n	800417a <_vfiprintf_r+0x1be>
 8004196:	aa07      	add	r2, sp, #28
 8004198:	9200      	str	r2, [sp, #0]
 800419a:	0021      	movs	r1, r4
 800419c:	003a      	movs	r2, r7
 800419e:	4b14      	ldr	r3, [pc, #80]	@ (80041f0 <_vfiprintf_r+0x234>)
 80041a0:	9803      	ldr	r0, [sp, #12]
 80041a2:	e000      	b.n	80041a6 <_vfiprintf_r+0x1ea>
 80041a4:	bf00      	nop
 80041a6:	9004      	str	r0, [sp, #16]
 80041a8:	9b04      	ldr	r3, [sp, #16]
 80041aa:	3301      	adds	r3, #1
 80041ac:	d1d6      	bne.n	800415c <_vfiprintf_r+0x1a0>
 80041ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041b0:	07db      	lsls	r3, r3, #31
 80041b2:	d405      	bmi.n	80041c0 <_vfiprintf_r+0x204>
 80041b4:	89bb      	ldrh	r3, [r7, #12]
 80041b6:	059b      	lsls	r3, r3, #22
 80041b8:	d402      	bmi.n	80041c0 <_vfiprintf_r+0x204>
 80041ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80041bc:	f7ff fdd8 	bl	8003d70 <__retarget_lock_release_recursive>
 80041c0:	89bb      	ldrh	r3, [r7, #12]
 80041c2:	065b      	lsls	r3, r3, #25
 80041c4:	d500      	bpl.n	80041c8 <_vfiprintf_r+0x20c>
 80041c6:	e71e      	b.n	8004006 <_vfiprintf_r+0x4a>
 80041c8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80041ca:	e71e      	b.n	800400a <_vfiprintf_r+0x4e>
 80041cc:	aa07      	add	r2, sp, #28
 80041ce:	9200      	str	r2, [sp, #0]
 80041d0:	0021      	movs	r1, r4
 80041d2:	003a      	movs	r2, r7
 80041d4:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <_vfiprintf_r+0x234>)
 80041d6:	9803      	ldr	r0, [sp, #12]
 80041d8:	f000 f87c 	bl	80042d4 <_printf_i>
 80041dc:	e7e3      	b.n	80041a6 <_vfiprintf_r+0x1ea>
 80041de:	46c0      	nop			@ (mov r8, r8)
 80041e0:	08004968 	.word	0x08004968
 80041e4:	0800496e 	.word	0x0800496e
 80041e8:	08004972 	.word	0x08004972
 80041ec:	00000000 	.word	0x00000000
 80041f0:	08003f97 	.word	0x08003f97

080041f4 <_printf_common>:
 80041f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041f6:	0016      	movs	r6, r2
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	688a      	ldr	r2, [r1, #8]
 80041fc:	690b      	ldr	r3, [r1, #16]
 80041fe:	000c      	movs	r4, r1
 8004200:	9000      	str	r0, [sp, #0]
 8004202:	4293      	cmp	r3, r2
 8004204:	da00      	bge.n	8004208 <_printf_common+0x14>
 8004206:	0013      	movs	r3, r2
 8004208:	0022      	movs	r2, r4
 800420a:	6033      	str	r3, [r6, #0]
 800420c:	3243      	adds	r2, #67	@ 0x43
 800420e:	7812      	ldrb	r2, [r2, #0]
 8004210:	2a00      	cmp	r2, #0
 8004212:	d001      	beq.n	8004218 <_printf_common+0x24>
 8004214:	3301      	adds	r3, #1
 8004216:	6033      	str	r3, [r6, #0]
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	069b      	lsls	r3, r3, #26
 800421c:	d502      	bpl.n	8004224 <_printf_common+0x30>
 800421e:	6833      	ldr	r3, [r6, #0]
 8004220:	3302      	adds	r3, #2
 8004222:	6033      	str	r3, [r6, #0]
 8004224:	6822      	ldr	r2, [r4, #0]
 8004226:	2306      	movs	r3, #6
 8004228:	0015      	movs	r5, r2
 800422a:	401d      	ands	r5, r3
 800422c:	421a      	tst	r2, r3
 800422e:	d027      	beq.n	8004280 <_printf_common+0x8c>
 8004230:	0023      	movs	r3, r4
 8004232:	3343      	adds	r3, #67	@ 0x43
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	1e5a      	subs	r2, r3, #1
 8004238:	4193      	sbcs	r3, r2
 800423a:	6822      	ldr	r2, [r4, #0]
 800423c:	0692      	lsls	r2, r2, #26
 800423e:	d430      	bmi.n	80042a2 <_printf_common+0xae>
 8004240:	0022      	movs	r2, r4
 8004242:	9901      	ldr	r1, [sp, #4]
 8004244:	9800      	ldr	r0, [sp, #0]
 8004246:	9d08      	ldr	r5, [sp, #32]
 8004248:	3243      	adds	r2, #67	@ 0x43
 800424a:	47a8      	blx	r5
 800424c:	3001      	adds	r0, #1
 800424e:	d025      	beq.n	800429c <_printf_common+0xa8>
 8004250:	2206      	movs	r2, #6
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	2500      	movs	r5, #0
 8004256:	4013      	ands	r3, r2
 8004258:	2b04      	cmp	r3, #4
 800425a:	d105      	bne.n	8004268 <_printf_common+0x74>
 800425c:	6833      	ldr	r3, [r6, #0]
 800425e:	68e5      	ldr	r5, [r4, #12]
 8004260:	1aed      	subs	r5, r5, r3
 8004262:	43eb      	mvns	r3, r5
 8004264:	17db      	asrs	r3, r3, #31
 8004266:	401d      	ands	r5, r3
 8004268:	68a3      	ldr	r3, [r4, #8]
 800426a:	6922      	ldr	r2, [r4, #16]
 800426c:	4293      	cmp	r3, r2
 800426e:	dd01      	ble.n	8004274 <_printf_common+0x80>
 8004270:	1a9b      	subs	r3, r3, r2
 8004272:	18ed      	adds	r5, r5, r3
 8004274:	2600      	movs	r6, #0
 8004276:	42b5      	cmp	r5, r6
 8004278:	d120      	bne.n	80042bc <_printf_common+0xc8>
 800427a:	2000      	movs	r0, #0
 800427c:	e010      	b.n	80042a0 <_printf_common+0xac>
 800427e:	3501      	adds	r5, #1
 8004280:	68e3      	ldr	r3, [r4, #12]
 8004282:	6832      	ldr	r2, [r6, #0]
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	42ab      	cmp	r3, r5
 8004288:	ddd2      	ble.n	8004230 <_printf_common+0x3c>
 800428a:	0022      	movs	r2, r4
 800428c:	2301      	movs	r3, #1
 800428e:	9901      	ldr	r1, [sp, #4]
 8004290:	9800      	ldr	r0, [sp, #0]
 8004292:	9f08      	ldr	r7, [sp, #32]
 8004294:	3219      	adds	r2, #25
 8004296:	47b8      	blx	r7
 8004298:	3001      	adds	r0, #1
 800429a:	d1f0      	bne.n	800427e <_printf_common+0x8a>
 800429c:	2001      	movs	r0, #1
 800429e:	4240      	negs	r0, r0
 80042a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80042a2:	2030      	movs	r0, #48	@ 0x30
 80042a4:	18e1      	adds	r1, r4, r3
 80042a6:	3143      	adds	r1, #67	@ 0x43
 80042a8:	7008      	strb	r0, [r1, #0]
 80042aa:	0021      	movs	r1, r4
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	3145      	adds	r1, #69	@ 0x45
 80042b0:	7809      	ldrb	r1, [r1, #0]
 80042b2:	18a2      	adds	r2, r4, r2
 80042b4:	3243      	adds	r2, #67	@ 0x43
 80042b6:	3302      	adds	r3, #2
 80042b8:	7011      	strb	r1, [r2, #0]
 80042ba:	e7c1      	b.n	8004240 <_printf_common+0x4c>
 80042bc:	0022      	movs	r2, r4
 80042be:	2301      	movs	r3, #1
 80042c0:	9901      	ldr	r1, [sp, #4]
 80042c2:	9800      	ldr	r0, [sp, #0]
 80042c4:	9f08      	ldr	r7, [sp, #32]
 80042c6:	321a      	adds	r2, #26
 80042c8:	47b8      	blx	r7
 80042ca:	3001      	adds	r0, #1
 80042cc:	d0e6      	beq.n	800429c <_printf_common+0xa8>
 80042ce:	3601      	adds	r6, #1
 80042d0:	e7d1      	b.n	8004276 <_printf_common+0x82>
	...

080042d4 <_printf_i>:
 80042d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042d6:	b08b      	sub	sp, #44	@ 0x2c
 80042d8:	9206      	str	r2, [sp, #24]
 80042da:	000a      	movs	r2, r1
 80042dc:	3243      	adds	r2, #67	@ 0x43
 80042de:	9307      	str	r3, [sp, #28]
 80042e0:	9005      	str	r0, [sp, #20]
 80042e2:	9203      	str	r2, [sp, #12]
 80042e4:	7e0a      	ldrb	r2, [r1, #24]
 80042e6:	000c      	movs	r4, r1
 80042e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80042ea:	2a78      	cmp	r2, #120	@ 0x78
 80042ec:	d809      	bhi.n	8004302 <_printf_i+0x2e>
 80042ee:	2a62      	cmp	r2, #98	@ 0x62
 80042f0:	d80b      	bhi.n	800430a <_printf_i+0x36>
 80042f2:	2a00      	cmp	r2, #0
 80042f4:	d100      	bne.n	80042f8 <_printf_i+0x24>
 80042f6:	e0bc      	b.n	8004472 <_printf_i+0x19e>
 80042f8:	497b      	ldr	r1, [pc, #492]	@ (80044e8 <_printf_i+0x214>)
 80042fa:	9104      	str	r1, [sp, #16]
 80042fc:	2a58      	cmp	r2, #88	@ 0x58
 80042fe:	d100      	bne.n	8004302 <_printf_i+0x2e>
 8004300:	e090      	b.n	8004424 <_printf_i+0x150>
 8004302:	0025      	movs	r5, r4
 8004304:	3542      	adds	r5, #66	@ 0x42
 8004306:	702a      	strb	r2, [r5, #0]
 8004308:	e022      	b.n	8004350 <_printf_i+0x7c>
 800430a:	0010      	movs	r0, r2
 800430c:	3863      	subs	r0, #99	@ 0x63
 800430e:	2815      	cmp	r0, #21
 8004310:	d8f7      	bhi.n	8004302 <_printf_i+0x2e>
 8004312:	f7fb fef9 	bl	8000108 <__gnu_thumb1_case_shi>
 8004316:	0016      	.short	0x0016
 8004318:	fff6001f 	.word	0xfff6001f
 800431c:	fff6fff6 	.word	0xfff6fff6
 8004320:	001ffff6 	.word	0x001ffff6
 8004324:	fff6fff6 	.word	0xfff6fff6
 8004328:	fff6fff6 	.word	0xfff6fff6
 800432c:	003600a1 	.word	0x003600a1
 8004330:	fff60080 	.word	0xfff60080
 8004334:	00b2fff6 	.word	0x00b2fff6
 8004338:	0036fff6 	.word	0x0036fff6
 800433c:	fff6fff6 	.word	0xfff6fff6
 8004340:	0084      	.short	0x0084
 8004342:	0025      	movs	r5, r4
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	3542      	adds	r5, #66	@ 0x42
 8004348:	1d11      	adds	r1, r2, #4
 800434a:	6019      	str	r1, [r3, #0]
 800434c:	6813      	ldr	r3, [r2, #0]
 800434e:	702b      	strb	r3, [r5, #0]
 8004350:	2301      	movs	r3, #1
 8004352:	e0a0      	b.n	8004496 <_printf_i+0x1c2>
 8004354:	6818      	ldr	r0, [r3, #0]
 8004356:	6809      	ldr	r1, [r1, #0]
 8004358:	1d02      	adds	r2, r0, #4
 800435a:	060d      	lsls	r5, r1, #24
 800435c:	d50b      	bpl.n	8004376 <_printf_i+0xa2>
 800435e:	6806      	ldr	r6, [r0, #0]
 8004360:	601a      	str	r2, [r3, #0]
 8004362:	2e00      	cmp	r6, #0
 8004364:	da03      	bge.n	800436e <_printf_i+0x9a>
 8004366:	232d      	movs	r3, #45	@ 0x2d
 8004368:	9a03      	ldr	r2, [sp, #12]
 800436a:	4276      	negs	r6, r6
 800436c:	7013      	strb	r3, [r2, #0]
 800436e:	4b5e      	ldr	r3, [pc, #376]	@ (80044e8 <_printf_i+0x214>)
 8004370:	270a      	movs	r7, #10
 8004372:	9304      	str	r3, [sp, #16]
 8004374:	e018      	b.n	80043a8 <_printf_i+0xd4>
 8004376:	6806      	ldr	r6, [r0, #0]
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	0649      	lsls	r1, r1, #25
 800437c:	d5f1      	bpl.n	8004362 <_printf_i+0x8e>
 800437e:	b236      	sxth	r6, r6
 8004380:	e7ef      	b.n	8004362 <_printf_i+0x8e>
 8004382:	6808      	ldr	r0, [r1, #0]
 8004384:	6819      	ldr	r1, [r3, #0]
 8004386:	c940      	ldmia	r1!, {r6}
 8004388:	0605      	lsls	r5, r0, #24
 800438a:	d402      	bmi.n	8004392 <_printf_i+0xbe>
 800438c:	0640      	lsls	r0, r0, #25
 800438e:	d500      	bpl.n	8004392 <_printf_i+0xbe>
 8004390:	b2b6      	uxth	r6, r6
 8004392:	6019      	str	r1, [r3, #0]
 8004394:	4b54      	ldr	r3, [pc, #336]	@ (80044e8 <_printf_i+0x214>)
 8004396:	270a      	movs	r7, #10
 8004398:	9304      	str	r3, [sp, #16]
 800439a:	2a6f      	cmp	r2, #111	@ 0x6f
 800439c:	d100      	bne.n	80043a0 <_printf_i+0xcc>
 800439e:	3f02      	subs	r7, #2
 80043a0:	0023      	movs	r3, r4
 80043a2:	2200      	movs	r2, #0
 80043a4:	3343      	adds	r3, #67	@ 0x43
 80043a6:	701a      	strb	r2, [r3, #0]
 80043a8:	6863      	ldr	r3, [r4, #4]
 80043aa:	60a3      	str	r3, [r4, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	db03      	blt.n	80043b8 <_printf_i+0xe4>
 80043b0:	2104      	movs	r1, #4
 80043b2:	6822      	ldr	r2, [r4, #0]
 80043b4:	438a      	bics	r2, r1
 80043b6:	6022      	str	r2, [r4, #0]
 80043b8:	2e00      	cmp	r6, #0
 80043ba:	d102      	bne.n	80043c2 <_printf_i+0xee>
 80043bc:	9d03      	ldr	r5, [sp, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00c      	beq.n	80043dc <_printf_i+0x108>
 80043c2:	9d03      	ldr	r5, [sp, #12]
 80043c4:	0030      	movs	r0, r6
 80043c6:	0039      	movs	r1, r7
 80043c8:	f7fb ff2e 	bl	8000228 <__aeabi_uidivmod>
 80043cc:	9b04      	ldr	r3, [sp, #16]
 80043ce:	3d01      	subs	r5, #1
 80043d0:	5c5b      	ldrb	r3, [r3, r1]
 80043d2:	702b      	strb	r3, [r5, #0]
 80043d4:	0033      	movs	r3, r6
 80043d6:	0006      	movs	r6, r0
 80043d8:	429f      	cmp	r7, r3
 80043da:	d9f3      	bls.n	80043c4 <_printf_i+0xf0>
 80043dc:	2f08      	cmp	r7, #8
 80043de:	d109      	bne.n	80043f4 <_printf_i+0x120>
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	07db      	lsls	r3, r3, #31
 80043e4:	d506      	bpl.n	80043f4 <_printf_i+0x120>
 80043e6:	6862      	ldr	r2, [r4, #4]
 80043e8:	6923      	ldr	r3, [r4, #16]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	dc02      	bgt.n	80043f4 <_printf_i+0x120>
 80043ee:	2330      	movs	r3, #48	@ 0x30
 80043f0:	3d01      	subs	r5, #1
 80043f2:	702b      	strb	r3, [r5, #0]
 80043f4:	9b03      	ldr	r3, [sp, #12]
 80043f6:	1b5b      	subs	r3, r3, r5
 80043f8:	6123      	str	r3, [r4, #16]
 80043fa:	9b07      	ldr	r3, [sp, #28]
 80043fc:	0021      	movs	r1, r4
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	9805      	ldr	r0, [sp, #20]
 8004402:	9b06      	ldr	r3, [sp, #24]
 8004404:	aa09      	add	r2, sp, #36	@ 0x24
 8004406:	f7ff fef5 	bl	80041f4 <_printf_common>
 800440a:	3001      	adds	r0, #1
 800440c:	d148      	bne.n	80044a0 <_printf_i+0x1cc>
 800440e:	2001      	movs	r0, #1
 8004410:	4240      	negs	r0, r0
 8004412:	b00b      	add	sp, #44	@ 0x2c
 8004414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004416:	2220      	movs	r2, #32
 8004418:	6809      	ldr	r1, [r1, #0]
 800441a:	430a      	orrs	r2, r1
 800441c:	6022      	str	r2, [r4, #0]
 800441e:	2278      	movs	r2, #120	@ 0x78
 8004420:	4932      	ldr	r1, [pc, #200]	@ (80044ec <_printf_i+0x218>)
 8004422:	9104      	str	r1, [sp, #16]
 8004424:	0021      	movs	r1, r4
 8004426:	3145      	adds	r1, #69	@ 0x45
 8004428:	700a      	strb	r2, [r1, #0]
 800442a:	6819      	ldr	r1, [r3, #0]
 800442c:	6822      	ldr	r2, [r4, #0]
 800442e:	c940      	ldmia	r1!, {r6}
 8004430:	0610      	lsls	r0, r2, #24
 8004432:	d402      	bmi.n	800443a <_printf_i+0x166>
 8004434:	0650      	lsls	r0, r2, #25
 8004436:	d500      	bpl.n	800443a <_printf_i+0x166>
 8004438:	b2b6      	uxth	r6, r6
 800443a:	6019      	str	r1, [r3, #0]
 800443c:	07d3      	lsls	r3, r2, #31
 800443e:	d502      	bpl.n	8004446 <_printf_i+0x172>
 8004440:	2320      	movs	r3, #32
 8004442:	4313      	orrs	r3, r2
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	2e00      	cmp	r6, #0
 8004448:	d001      	beq.n	800444e <_printf_i+0x17a>
 800444a:	2710      	movs	r7, #16
 800444c:	e7a8      	b.n	80043a0 <_printf_i+0xcc>
 800444e:	2220      	movs	r2, #32
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	4393      	bics	r3, r2
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	e7f8      	b.n	800444a <_printf_i+0x176>
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	680d      	ldr	r5, [r1, #0]
 800445c:	1d10      	adds	r0, r2, #4
 800445e:	6949      	ldr	r1, [r1, #20]
 8004460:	6018      	str	r0, [r3, #0]
 8004462:	6813      	ldr	r3, [r2, #0]
 8004464:	062e      	lsls	r6, r5, #24
 8004466:	d501      	bpl.n	800446c <_printf_i+0x198>
 8004468:	6019      	str	r1, [r3, #0]
 800446a:	e002      	b.n	8004472 <_printf_i+0x19e>
 800446c:	066d      	lsls	r5, r5, #25
 800446e:	d5fb      	bpl.n	8004468 <_printf_i+0x194>
 8004470:	8019      	strh	r1, [r3, #0]
 8004472:	2300      	movs	r3, #0
 8004474:	9d03      	ldr	r5, [sp, #12]
 8004476:	6123      	str	r3, [r4, #16]
 8004478:	e7bf      	b.n	80043fa <_printf_i+0x126>
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	1d11      	adds	r1, r2, #4
 800447e:	6019      	str	r1, [r3, #0]
 8004480:	6815      	ldr	r5, [r2, #0]
 8004482:	2100      	movs	r1, #0
 8004484:	0028      	movs	r0, r5
 8004486:	6862      	ldr	r2, [r4, #4]
 8004488:	f000 f986 	bl	8004798 <memchr>
 800448c:	2800      	cmp	r0, #0
 800448e:	d001      	beq.n	8004494 <_printf_i+0x1c0>
 8004490:	1b40      	subs	r0, r0, r5
 8004492:	6060      	str	r0, [r4, #4]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	6123      	str	r3, [r4, #16]
 8004498:	2300      	movs	r3, #0
 800449a:	9a03      	ldr	r2, [sp, #12]
 800449c:	7013      	strb	r3, [r2, #0]
 800449e:	e7ac      	b.n	80043fa <_printf_i+0x126>
 80044a0:	002a      	movs	r2, r5
 80044a2:	6923      	ldr	r3, [r4, #16]
 80044a4:	9906      	ldr	r1, [sp, #24]
 80044a6:	9805      	ldr	r0, [sp, #20]
 80044a8:	9d07      	ldr	r5, [sp, #28]
 80044aa:	47a8      	blx	r5
 80044ac:	3001      	adds	r0, #1
 80044ae:	d0ae      	beq.n	800440e <_printf_i+0x13a>
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	079b      	lsls	r3, r3, #30
 80044b4:	d415      	bmi.n	80044e2 <_printf_i+0x20e>
 80044b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044b8:	68e0      	ldr	r0, [r4, #12]
 80044ba:	4298      	cmp	r0, r3
 80044bc:	daa9      	bge.n	8004412 <_printf_i+0x13e>
 80044be:	0018      	movs	r0, r3
 80044c0:	e7a7      	b.n	8004412 <_printf_i+0x13e>
 80044c2:	0022      	movs	r2, r4
 80044c4:	2301      	movs	r3, #1
 80044c6:	9906      	ldr	r1, [sp, #24]
 80044c8:	9805      	ldr	r0, [sp, #20]
 80044ca:	9e07      	ldr	r6, [sp, #28]
 80044cc:	3219      	adds	r2, #25
 80044ce:	47b0      	blx	r6
 80044d0:	3001      	adds	r0, #1
 80044d2:	d09c      	beq.n	800440e <_printf_i+0x13a>
 80044d4:	3501      	adds	r5, #1
 80044d6:	68e3      	ldr	r3, [r4, #12]
 80044d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044da:	1a9b      	subs	r3, r3, r2
 80044dc:	42ab      	cmp	r3, r5
 80044de:	dcf0      	bgt.n	80044c2 <_printf_i+0x1ee>
 80044e0:	e7e9      	b.n	80044b6 <_printf_i+0x1e2>
 80044e2:	2500      	movs	r5, #0
 80044e4:	e7f7      	b.n	80044d6 <_printf_i+0x202>
 80044e6:	46c0      	nop			@ (mov r8, r8)
 80044e8:	08004979 	.word	0x08004979
 80044ec:	0800498a 	.word	0x0800498a

080044f0 <__sflush_r>:
 80044f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044f2:	220c      	movs	r2, #12
 80044f4:	5e8b      	ldrsh	r3, [r1, r2]
 80044f6:	0005      	movs	r5, r0
 80044f8:	000c      	movs	r4, r1
 80044fa:	071a      	lsls	r2, r3, #28
 80044fc:	d456      	bmi.n	80045ac <__sflush_r+0xbc>
 80044fe:	684a      	ldr	r2, [r1, #4]
 8004500:	2a00      	cmp	r2, #0
 8004502:	dc02      	bgt.n	800450a <__sflush_r+0x1a>
 8004504:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004506:	2a00      	cmp	r2, #0
 8004508:	dd4e      	ble.n	80045a8 <__sflush_r+0xb8>
 800450a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800450c:	2f00      	cmp	r7, #0
 800450e:	d04b      	beq.n	80045a8 <__sflush_r+0xb8>
 8004510:	2200      	movs	r2, #0
 8004512:	2080      	movs	r0, #128	@ 0x80
 8004514:	682e      	ldr	r6, [r5, #0]
 8004516:	602a      	str	r2, [r5, #0]
 8004518:	001a      	movs	r2, r3
 800451a:	0140      	lsls	r0, r0, #5
 800451c:	6a21      	ldr	r1, [r4, #32]
 800451e:	4002      	ands	r2, r0
 8004520:	4203      	tst	r3, r0
 8004522:	d033      	beq.n	800458c <__sflush_r+0x9c>
 8004524:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004526:	89a3      	ldrh	r3, [r4, #12]
 8004528:	075b      	lsls	r3, r3, #29
 800452a:	d506      	bpl.n	800453a <__sflush_r+0x4a>
 800452c:	6863      	ldr	r3, [r4, #4]
 800452e:	1ad2      	subs	r2, r2, r3
 8004530:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <__sflush_r+0x4a>
 8004536:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004538:	1ad2      	subs	r2, r2, r3
 800453a:	2300      	movs	r3, #0
 800453c:	0028      	movs	r0, r5
 800453e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004540:	6a21      	ldr	r1, [r4, #32]
 8004542:	47b8      	blx	r7
 8004544:	89a2      	ldrh	r2, [r4, #12]
 8004546:	1c43      	adds	r3, r0, #1
 8004548:	d106      	bne.n	8004558 <__sflush_r+0x68>
 800454a:	6829      	ldr	r1, [r5, #0]
 800454c:	291d      	cmp	r1, #29
 800454e:	d846      	bhi.n	80045de <__sflush_r+0xee>
 8004550:	4b29      	ldr	r3, [pc, #164]	@ (80045f8 <__sflush_r+0x108>)
 8004552:	410b      	asrs	r3, r1
 8004554:	07db      	lsls	r3, r3, #31
 8004556:	d442      	bmi.n	80045de <__sflush_r+0xee>
 8004558:	2300      	movs	r3, #0
 800455a:	6063      	str	r3, [r4, #4]
 800455c:	6923      	ldr	r3, [r4, #16]
 800455e:	6023      	str	r3, [r4, #0]
 8004560:	04d2      	lsls	r2, r2, #19
 8004562:	d505      	bpl.n	8004570 <__sflush_r+0x80>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <__sflush_r+0x7e>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d100      	bne.n	8004570 <__sflush_r+0x80>
 800456e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004570:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004572:	602e      	str	r6, [r5, #0]
 8004574:	2900      	cmp	r1, #0
 8004576:	d017      	beq.n	80045a8 <__sflush_r+0xb8>
 8004578:	0023      	movs	r3, r4
 800457a:	3344      	adds	r3, #68	@ 0x44
 800457c:	4299      	cmp	r1, r3
 800457e:	d002      	beq.n	8004586 <__sflush_r+0x96>
 8004580:	0028      	movs	r0, r5
 8004582:	f7ff fbf7 	bl	8003d74 <_free_r>
 8004586:	2300      	movs	r3, #0
 8004588:	6363      	str	r3, [r4, #52]	@ 0x34
 800458a:	e00d      	b.n	80045a8 <__sflush_r+0xb8>
 800458c:	2301      	movs	r3, #1
 800458e:	0028      	movs	r0, r5
 8004590:	47b8      	blx	r7
 8004592:	0002      	movs	r2, r0
 8004594:	1c43      	adds	r3, r0, #1
 8004596:	d1c6      	bne.n	8004526 <__sflush_r+0x36>
 8004598:	682b      	ldr	r3, [r5, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0c3      	beq.n	8004526 <__sflush_r+0x36>
 800459e:	2b1d      	cmp	r3, #29
 80045a0:	d001      	beq.n	80045a6 <__sflush_r+0xb6>
 80045a2:	2b16      	cmp	r3, #22
 80045a4:	d11a      	bne.n	80045dc <__sflush_r+0xec>
 80045a6:	602e      	str	r6, [r5, #0]
 80045a8:	2000      	movs	r0, #0
 80045aa:	e01e      	b.n	80045ea <__sflush_r+0xfa>
 80045ac:	690e      	ldr	r6, [r1, #16]
 80045ae:	2e00      	cmp	r6, #0
 80045b0:	d0fa      	beq.n	80045a8 <__sflush_r+0xb8>
 80045b2:	680f      	ldr	r7, [r1, #0]
 80045b4:	600e      	str	r6, [r1, #0]
 80045b6:	1bba      	subs	r2, r7, r6
 80045b8:	9201      	str	r2, [sp, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	079b      	lsls	r3, r3, #30
 80045be:	d100      	bne.n	80045c2 <__sflush_r+0xd2>
 80045c0:	694a      	ldr	r2, [r1, #20]
 80045c2:	60a2      	str	r2, [r4, #8]
 80045c4:	9b01      	ldr	r3, [sp, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	ddee      	ble.n	80045a8 <__sflush_r+0xb8>
 80045ca:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80045cc:	0032      	movs	r2, r6
 80045ce:	001f      	movs	r7, r3
 80045d0:	0028      	movs	r0, r5
 80045d2:	9b01      	ldr	r3, [sp, #4]
 80045d4:	6a21      	ldr	r1, [r4, #32]
 80045d6:	47b8      	blx	r7
 80045d8:	2800      	cmp	r0, #0
 80045da:	dc07      	bgt.n	80045ec <__sflush_r+0xfc>
 80045dc:	89a2      	ldrh	r2, [r4, #12]
 80045de:	2340      	movs	r3, #64	@ 0x40
 80045e0:	2001      	movs	r0, #1
 80045e2:	4313      	orrs	r3, r2
 80045e4:	b21b      	sxth	r3, r3
 80045e6:	81a3      	strh	r3, [r4, #12]
 80045e8:	4240      	negs	r0, r0
 80045ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80045ec:	9b01      	ldr	r3, [sp, #4]
 80045ee:	1836      	adds	r6, r6, r0
 80045f0:	1a1b      	subs	r3, r3, r0
 80045f2:	9301      	str	r3, [sp, #4]
 80045f4:	e7e6      	b.n	80045c4 <__sflush_r+0xd4>
 80045f6:	46c0      	nop			@ (mov r8, r8)
 80045f8:	dfbffffe 	.word	0xdfbffffe

080045fc <_fflush_r>:
 80045fc:	690b      	ldr	r3, [r1, #16]
 80045fe:	b570      	push	{r4, r5, r6, lr}
 8004600:	0005      	movs	r5, r0
 8004602:	000c      	movs	r4, r1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d102      	bne.n	800460e <_fflush_r+0x12>
 8004608:	2500      	movs	r5, #0
 800460a:	0028      	movs	r0, r5
 800460c:	bd70      	pop	{r4, r5, r6, pc}
 800460e:	2800      	cmp	r0, #0
 8004610:	d004      	beq.n	800461c <_fflush_r+0x20>
 8004612:	6a03      	ldr	r3, [r0, #32]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <_fflush_r+0x20>
 8004618:	f7ff f998 	bl	800394c <__sinit>
 800461c:	220c      	movs	r2, #12
 800461e:	5ea3      	ldrsh	r3, [r4, r2]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0f1      	beq.n	8004608 <_fflush_r+0xc>
 8004624:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004626:	07d2      	lsls	r2, r2, #31
 8004628:	d404      	bmi.n	8004634 <_fflush_r+0x38>
 800462a:	059b      	lsls	r3, r3, #22
 800462c:	d402      	bmi.n	8004634 <_fflush_r+0x38>
 800462e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004630:	f7ff fb9d 	bl	8003d6e <__retarget_lock_acquire_recursive>
 8004634:	0028      	movs	r0, r5
 8004636:	0021      	movs	r1, r4
 8004638:	f7ff ff5a 	bl	80044f0 <__sflush_r>
 800463c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800463e:	0005      	movs	r5, r0
 8004640:	07db      	lsls	r3, r3, #31
 8004642:	d4e2      	bmi.n	800460a <_fflush_r+0xe>
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	059b      	lsls	r3, r3, #22
 8004648:	d4df      	bmi.n	800460a <_fflush_r+0xe>
 800464a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800464c:	f7ff fb90 	bl	8003d70 <__retarget_lock_release_recursive>
 8004650:	e7db      	b.n	800460a <_fflush_r+0xe>
	...

08004654 <__swhatbuf_r>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	000e      	movs	r6, r1
 8004658:	001d      	movs	r5, r3
 800465a:	230e      	movs	r3, #14
 800465c:	5ec9      	ldrsh	r1, [r1, r3]
 800465e:	0014      	movs	r4, r2
 8004660:	b096      	sub	sp, #88	@ 0x58
 8004662:	2900      	cmp	r1, #0
 8004664:	da0c      	bge.n	8004680 <__swhatbuf_r+0x2c>
 8004666:	89b2      	ldrh	r2, [r6, #12]
 8004668:	2380      	movs	r3, #128	@ 0x80
 800466a:	0011      	movs	r1, r2
 800466c:	4019      	ands	r1, r3
 800466e:	421a      	tst	r2, r3
 8004670:	d114      	bne.n	800469c <__swhatbuf_r+0x48>
 8004672:	2380      	movs	r3, #128	@ 0x80
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	2000      	movs	r0, #0
 8004678:	6029      	str	r1, [r5, #0]
 800467a:	6023      	str	r3, [r4, #0]
 800467c:	b016      	add	sp, #88	@ 0x58
 800467e:	bd70      	pop	{r4, r5, r6, pc}
 8004680:	466a      	mov	r2, sp
 8004682:	f000 f853 	bl	800472c <_fstat_r>
 8004686:	2800      	cmp	r0, #0
 8004688:	dbed      	blt.n	8004666 <__swhatbuf_r+0x12>
 800468a:	23f0      	movs	r3, #240	@ 0xf0
 800468c:	9901      	ldr	r1, [sp, #4]
 800468e:	021b      	lsls	r3, r3, #8
 8004690:	4019      	ands	r1, r3
 8004692:	4b04      	ldr	r3, [pc, #16]	@ (80046a4 <__swhatbuf_r+0x50>)
 8004694:	18c9      	adds	r1, r1, r3
 8004696:	424b      	negs	r3, r1
 8004698:	4159      	adcs	r1, r3
 800469a:	e7ea      	b.n	8004672 <__swhatbuf_r+0x1e>
 800469c:	2100      	movs	r1, #0
 800469e:	2340      	movs	r3, #64	@ 0x40
 80046a0:	e7e9      	b.n	8004676 <__swhatbuf_r+0x22>
 80046a2:	46c0      	nop			@ (mov r8, r8)
 80046a4:	ffffe000 	.word	0xffffe000

080046a8 <__smakebuf_r>:
 80046a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046aa:	2602      	movs	r6, #2
 80046ac:	898b      	ldrh	r3, [r1, #12]
 80046ae:	0005      	movs	r5, r0
 80046b0:	000c      	movs	r4, r1
 80046b2:	b085      	sub	sp, #20
 80046b4:	4233      	tst	r3, r6
 80046b6:	d007      	beq.n	80046c8 <__smakebuf_r+0x20>
 80046b8:	0023      	movs	r3, r4
 80046ba:	3347      	adds	r3, #71	@ 0x47
 80046bc:	6023      	str	r3, [r4, #0]
 80046be:	6123      	str	r3, [r4, #16]
 80046c0:	2301      	movs	r3, #1
 80046c2:	6163      	str	r3, [r4, #20]
 80046c4:	b005      	add	sp, #20
 80046c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046c8:	ab03      	add	r3, sp, #12
 80046ca:	aa02      	add	r2, sp, #8
 80046cc:	f7ff ffc2 	bl	8004654 <__swhatbuf_r>
 80046d0:	9f02      	ldr	r7, [sp, #8]
 80046d2:	9001      	str	r0, [sp, #4]
 80046d4:	0039      	movs	r1, r7
 80046d6:	0028      	movs	r0, r5
 80046d8:	f7ff fbb8 	bl	8003e4c <_malloc_r>
 80046dc:	2800      	cmp	r0, #0
 80046de:	d108      	bne.n	80046f2 <__smakebuf_r+0x4a>
 80046e0:	220c      	movs	r2, #12
 80046e2:	5ea3      	ldrsh	r3, [r4, r2]
 80046e4:	059a      	lsls	r2, r3, #22
 80046e6:	d4ed      	bmi.n	80046c4 <__smakebuf_r+0x1c>
 80046e8:	2203      	movs	r2, #3
 80046ea:	4393      	bics	r3, r2
 80046ec:	431e      	orrs	r6, r3
 80046ee:	81a6      	strh	r6, [r4, #12]
 80046f0:	e7e2      	b.n	80046b8 <__smakebuf_r+0x10>
 80046f2:	2380      	movs	r3, #128	@ 0x80
 80046f4:	89a2      	ldrh	r2, [r4, #12]
 80046f6:	6020      	str	r0, [r4, #0]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	81a3      	strh	r3, [r4, #12]
 80046fc:	9b03      	ldr	r3, [sp, #12]
 80046fe:	6120      	str	r0, [r4, #16]
 8004700:	6167      	str	r7, [r4, #20]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00c      	beq.n	8004720 <__smakebuf_r+0x78>
 8004706:	0028      	movs	r0, r5
 8004708:	230e      	movs	r3, #14
 800470a:	5ee1      	ldrsh	r1, [r4, r3]
 800470c:	f000 f820 	bl	8004750 <_isatty_r>
 8004710:	2800      	cmp	r0, #0
 8004712:	d005      	beq.n	8004720 <__smakebuf_r+0x78>
 8004714:	2303      	movs	r3, #3
 8004716:	89a2      	ldrh	r2, [r4, #12]
 8004718:	439a      	bics	r2, r3
 800471a:	3b02      	subs	r3, #2
 800471c:	4313      	orrs	r3, r2
 800471e:	81a3      	strh	r3, [r4, #12]
 8004720:	89a3      	ldrh	r3, [r4, #12]
 8004722:	9a01      	ldr	r2, [sp, #4]
 8004724:	4313      	orrs	r3, r2
 8004726:	81a3      	strh	r3, [r4, #12]
 8004728:	e7cc      	b.n	80046c4 <__smakebuf_r+0x1c>
	...

0800472c <_fstat_r>:
 800472c:	2300      	movs	r3, #0
 800472e:	b570      	push	{r4, r5, r6, lr}
 8004730:	4d06      	ldr	r5, [pc, #24]	@ (800474c <_fstat_r+0x20>)
 8004732:	0004      	movs	r4, r0
 8004734:	0008      	movs	r0, r1
 8004736:	0011      	movs	r1, r2
 8004738:	602b      	str	r3, [r5, #0]
 800473a:	f7fc fda2 	bl	8001282 <_fstat>
 800473e:	1c43      	adds	r3, r0, #1
 8004740:	d103      	bne.n	800474a <_fstat_r+0x1e>
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d000      	beq.n	800474a <_fstat_r+0x1e>
 8004748:	6023      	str	r3, [r4, #0]
 800474a:	bd70      	pop	{r4, r5, r6, pc}
 800474c:	20000310 	.word	0x20000310

08004750 <_isatty_r>:
 8004750:	2300      	movs	r3, #0
 8004752:	b570      	push	{r4, r5, r6, lr}
 8004754:	4d06      	ldr	r5, [pc, #24]	@ (8004770 <_isatty_r+0x20>)
 8004756:	0004      	movs	r4, r0
 8004758:	0008      	movs	r0, r1
 800475a:	602b      	str	r3, [r5, #0]
 800475c:	f7fc fd9f 	bl	800129e <_isatty>
 8004760:	1c43      	adds	r3, r0, #1
 8004762:	d103      	bne.n	800476c <_isatty_r+0x1c>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d000      	beq.n	800476c <_isatty_r+0x1c>
 800476a:	6023      	str	r3, [r4, #0]
 800476c:	bd70      	pop	{r4, r5, r6, pc}
 800476e:	46c0      	nop			@ (mov r8, r8)
 8004770:	20000310 	.word	0x20000310

08004774 <_sbrk_r>:
 8004774:	2300      	movs	r3, #0
 8004776:	b570      	push	{r4, r5, r6, lr}
 8004778:	4d06      	ldr	r5, [pc, #24]	@ (8004794 <_sbrk_r+0x20>)
 800477a:	0004      	movs	r4, r0
 800477c:	0008      	movs	r0, r1
 800477e:	602b      	str	r3, [r5, #0]
 8004780:	f7fc fda2 	bl	80012c8 <_sbrk>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	d103      	bne.n	8004790 <_sbrk_r+0x1c>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d000      	beq.n	8004790 <_sbrk_r+0x1c>
 800478e:	6023      	str	r3, [r4, #0]
 8004790:	bd70      	pop	{r4, r5, r6, pc}
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	20000310 	.word	0x20000310

08004798 <memchr>:
 8004798:	b2c9      	uxtb	r1, r1
 800479a:	1882      	adds	r2, r0, r2
 800479c:	4290      	cmp	r0, r2
 800479e:	d101      	bne.n	80047a4 <memchr+0xc>
 80047a0:	2000      	movs	r0, #0
 80047a2:	4770      	bx	lr
 80047a4:	7803      	ldrb	r3, [r0, #0]
 80047a6:	428b      	cmp	r3, r1
 80047a8:	d0fb      	beq.n	80047a2 <memchr+0xa>
 80047aa:	3001      	adds	r0, #1
 80047ac:	e7f6      	b.n	800479c <memchr+0x4>
	...

080047b0 <_init>:
 80047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047b2:	46c0      	nop			@ (mov r8, r8)
 80047b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047b6:	bc08      	pop	{r3}
 80047b8:	469e      	mov	lr, r3
 80047ba:	4770      	bx	lr

080047bc <_fini>:
 80047bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047c2:	bc08      	pop	{r3}
 80047c4:	469e      	mov	lr, r3
 80047c6:	4770      	bx	lr
