// Seed: 3107635803
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wire id_11,
    output tri1 id_12,
    input uwire id_13,
    output wand id_14,
    input tri1 id_15,
    output tri0 id_16,
    id_20,
    output supply0 id_17,
    input uwire void id_18
);
  assign id_17 = 1;
  wire id_21;
  assign id_1 = -1;
  wire id_22, id_23;
  always id_20 = id_9 - id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    inout supply0 id_2,
    input uwire id_3
);
  uwire id_5;
  xor primCall (id_2, id_6, id_1, id_5, id_3, id_0);
  id_6(
      id_2
  );
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign id_5 = 1;
endmodule
