# do camino_control_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/retardos_nucleo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:00 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/retardos_nucleo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_nucleo_pkg
# End time: 22:10:00 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/cte_tipos_nucleo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:00 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/cte_tipos_nucleo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_nucleo_pkg
# End time: 22:10:00 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/multiplexores/CODIGO/multiplexor_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/multiplexores/CODIGO/multiplexor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexor_1
# -- Compiling architecture compor of multiplexor_1
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/componentes_control_pkg/componentes_control_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/componentes_control_pkg/componentes_control_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package retardos_nucleo_pkg
# -- Compiling package componentes_control_pkg
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/componentes_nucleo_pkg/componentes_nucleo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/componentes_nucleo_pkg/componentes_nucleo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Compiling package componentes_nucleo_pkg
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/multiplexores/CODIGO/multiplexor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/multiplexores/CODIGO/multiplexor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Compiling entity multiplexor
# -- Compiling architecture compor of multiplexor
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/CODIGO/BR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/CODIGO/BR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package retardos_nucleo_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/Sumador/CODIGO/sumador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/Sumador/CODIGO/sumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package retardos_nucleo_pkg
# -- Compiling entity sumador
# -- Compiling architecture behave of sumador
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/COMPONENTES/registros/CODIGO/reg1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/COMPONENTES/registros/CODIGO/reg1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package retardos_nucleo_pkg
# -- Compiling entity reg1
# -- Compiling architecture comportamiento of reg1
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/COMPONENTES/registros/CODIGO/registro.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/COMPONENTES/registros/CODIGO/registro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package retardos_nucleo_pkg
# -- Compiling entity registro
# -- Compiling architecture comportamiento of registro
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/CODIGO/camino_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/CODIGO/camino_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package componentes_nucleo_pkg
# -- Compiling entity camino_control
# -- Compiling architecture estructura of camino_control
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/control_depen/CODIGO/control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/control/control_depen/CODIGO/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package retardos_nucleo_pkg
# -- Loading package componentes_control_pkg
# -- Compiling entity control
# -- Compiling architecture estructura of control
# End time: 22:10:01 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../../../UTILIDADES_pkg/impri_BR_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:01 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../../../UTILIDADES_pkg/impri_BR_pkg/impri_BR_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package cte_tipos_nucleo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# End time: 22:10:02 on Oct 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../UTILIDADES_pkg/prueba_procedimientos_camino_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:02 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../UTILIDADES_pkg/prueba_procedimientos_camino_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Compiling package prueba_procedimientos_camino_control_pkg
# -- Compiling package body prueba_procedimientos_camino_control_pkg
# -- Loading package prueba_procedimientos_camino_control_pkg
# End time: 22:10:02 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../PRUEBAS_control_depen/prueba_camino_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:02 on Oct 16,2022
# vcom -reportprogress 300 -2008 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../PRUEBAS_control_depen/prueba_camino_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package prueba_procedimientos_camino_control_pkg
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package impri_BR_pkg
# -- Loading package ENV
# -- Compiling entity prueba_camino_control
# -- Compiling architecture prueba of prueba_camino_control
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../PRUEBAS_control_depen/prueba_camino_control.vhd(56): (vcom-1236) Shared variables must be of a protected type.
# End time: 22:10:02 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_camino_control
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=""+acc"" prueba_camino_control 
# Start time: 22:10:02 on Oct 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cte_tipos_nucleo_pkg
# Loading work.prueba_procedimientos_camino_control_pkg(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading work.impri_br_pkg(body)
# Loading std.env(body)
# Loading work.prueba_camino_control(prueba)
# Loading work.componentes_nucleo_pkg
# Loading work.camino_control(estructura)
# Loading work.multiplexor(compor)
# Loading work.multiplexor_1(compor)
# Loading work.retardos_nucleo_pkg
# Loading work.br(compor)
# Loading work.sumador(behave)
# Loading work.componentes_control_pkg
# Loading work.control(estructura)
# Loading work.reg1(comportamiento)
# Loading work.registro(comportamiento)
# 
# do /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/ENSAMBLADO/QUARTUS_control_depen/../PRUEBAS_control_depen/formato_ventanas.do
# log -r /*
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jafeth  Hostname: debian  ProcessID: 17916
#           Attempting to use alternate WLF file "./wlftPLEd1o".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftPLEd1o
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider reloj
# add wave -noupdate /prueba_camino_control/cntciclos
# add wave -noupdate /prueba_camino_control/reloj
# add wave -noupdate -divider {senyales externas}
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/IDL1ini
# add wave -noupdate /prueba_camino_control/camino_cnt/PEini
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/IDEini
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/DEini
# add wave -noupdate -divider control
# add wave -noupdate /prueba_camino_control/camino_cnt/controlDE/Pcero
# add wave -noupdate /prueba_camino_control/camino_cnt/controlDE/ini
# add wave -noupdate /prueba_camino_control/camino_cnt/controlDE/finalop
# add wave -noupdate -format Literal /prueba_camino_control/camino_cnt/controlDE/estado
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/controlDE/cnt
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/controlDE/IDL1
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/controlDE/IDL2
# add wave -noupdate /prueba_camino_control/camino_cnt/controlDE/PE
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/controlDE/IDE
# add wave -noupdate /prueba_camino_control/camino_cnt/controlDE/selec
# add wave -noupdate -divider {camino de datos}
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/IDL1
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/IDL2
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/LE1
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/LE2
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/DEsum
# add wave -noupdate /prueba_camino_control/camino_cnt/bancoregistro/PE
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/IDE
# add wave -noupdate -radix unsigned /prueba_camino_control/camino_cnt/bancoregistro/DE
# add wave -noupdate -divider registros
# add wave -noupdate -radix unsigned -childformat {{/prueba_camino_control/camino_cnt/bancoregistro/mem(0) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(1) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(2) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(3) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(4) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(5) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(6) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(7) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(8) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(9) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(10) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(11) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(12) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(13) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(14) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(15) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(16) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(17) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(18) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(19) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(20) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(21) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(22) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(23) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(24) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(25) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(26) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(27) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(28) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(29) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(30) -radix unsigned} {/prueba_camino_control/camino_cnt/bancoregistro/mem(31) -radix unsigned}} -expand -subitemconfig {/prueba_camino_control/camino_cnt/bancoregistro/mem(0) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(1) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(2) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(3) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(4) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(5) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(6) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(7) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(8) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(9) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(10) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(11) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(12) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(13) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(14) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(15) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(16) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(17) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(18) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(19) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(20) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(21) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(22) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(23) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(24) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(25) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(26) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(27) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(28) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(29) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(30) {-height 16 -radix unsigned} /prueba_camino_control/camino_cnt/bancoregistro/mem(31) {-height 16 -radix unsigned}} /prueba_camino_control/camino_cnt/bancoregistro/mem
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {100000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 443
# configure wave -valuecolwidth 40
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 25000
# configure wave -gridperiod 50000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1735874 ps}
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# run 0 ps
# ** Note: Puesta a cero
#    Time: 0 ps  Iteration: 0  Instance: /prueba_camino_control
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# 
# 
#  Contenido del banco de registros. BR
# 
# Num registro decimal
#       contenido  hexadecimal
#    0  00
#    1  XX
# End time: 22:11:52 on Oct 16,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
