{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:59:03 2013 " "Info: Processing started: Tue Nov 19 20:59:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll0:inst1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\] register nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\] 6.554 ns " "Info: Slack time is 6.554 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\]\" and destination register \"nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "145.1 MHz 6.892 ns " "Info: Fmax is 145.1 MHz (period= 6.892 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.789 ns + Largest register register " "Info: + Largest register to register requirement is 9.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.760 ns " "Info: + Latch edge is 6.760 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns 6.760 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with inverted offset of 6.760 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.240 ns " "Info: - Launch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\] 3 REG LCFF_X41_Y19_N5 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X41_Y19_N5; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7941 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\] 3 REG LCFF_X40_Y20_N31 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X40_Y20_N31; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7916 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_step1[23] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_step1[23] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7916 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7941 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_step1[23] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.235 ns - Longest register register " "Info: - Longest register to register delay is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\] 1 REG LCFF_X40_Y20_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y20_N31; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|M_rot_step1\[23\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7916 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.438 ns) 2.427 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[23\]~9 2 COMB LCCOMB_X41_Y19_N26 2 " "Info: 2: + IC(1.989 ns) + CELL(0.438 ns) = 2.427 ns; Loc. = LCCOMB_X41_Y19_N26; Fanout = 2; COMB Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[23\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { nios32:inst|cpu:the_cpu|M_rot_step1[23] nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7941 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 3.235 ns nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\] 3 REG LCFF_X41_Y19_N5 2 " "Info: 3: + IC(0.442 ns) + CELL(0.366 ns) = 3.235 ns; Loc. = LCFF_X41_Y19_N5; Fanout = 2; REG Node = 'nios32:inst\|cpu:the_cpu\|Mn_rot_step2\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7941 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 24.85 % ) " "Info: Total cell delay = 0.804 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.431 ns ( 75.15 % ) " "Info: Total interconnect delay = 2.431 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { nios32:inst|cpu:the_cpu|M_rot_step1[23] nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { nios32:inst|cpu:the_cpu|M_rot_step1[23] {} nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.989ns 0.442ns } { 0.000ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_rot_step1[23] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_rot_step1[23] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { nios32:inst|cpu:the_cpu|M_rot_step1[23] nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 nios32:inst|cpu:the_cpu|Mn_rot_step2[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { nios32:inst|cpu:the_cpu|M_rot_step1[23] {} nios32:inst|cpu:the_cpu|Mn_rot_step2[23]~9 {} nios32:inst|cpu:the_cpu|Mn_rot_step2[31] {} } { 0.000ns 1.989ns 0.442ns } { 0.000ns 0.438ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE_CLOCK " "Info: No valid register-to-register data paths exist for clock \"DE_CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 124.47 MHz 8.034 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 124.47 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.034 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.803 ns + Longest register register " "Info: + Longest register to register delay is 3.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X22_Y19_N19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.275 ns) 1.032 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X22_Y19_N26 3 " "Info: 2: + IC(0.757 ns) + CELL(0.275 ns) = 1.032 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.420 ns) 1.720 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X22_Y19_N12 1 " "Info: 3: + IC(0.268 ns) + CELL(0.420 ns) = 1.720 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.275 ns) 2.428 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X22_Y19_N24 1 " "Info: 4: + IC(0.433 ns) + CELL(0.275 ns) = 2.428 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.149 ns) 3.010 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X22_Y19_N6 1 " "Info: 5: + IC(0.433 ns) + CELL(0.149 ns) = 3.010 ns; Loc. = LCCOMB_X22_Y19_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.719 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X22_Y19_N8 1 " "Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 3.719 ns; Loc. = LCCOMB_X22_Y19_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.803 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X22_Y19_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.803 ns; Loc. = LCFF_X22_Y19_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 43.15 % ) " "Info: Total cell delay = 1.641 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.162 ns ( 56.85 % ) " "Info: Total interconnect delay = 2.162 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.757ns 0.268ns 0.433ns 0.433ns 0.271ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.275ns 0.149ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.448 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.448 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X22_Y19_N9 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.448 ns; Loc. = LCFF_X22_Y19_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.911 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.448 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.448 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X22_Y19_N19 10 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.448 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.911 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.803 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.757ns 0.268ns 0.433ns 0.433ns 0.271ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.275ns 0.149ns 0.438ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.448 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 register nios32:inst\|sdram:the_sdram\|m_count\[0\] register nios32:inst\|sdram:the_sdram\|m_count\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" between source register \"nios32:inst\|sdram:the_sdram\|m_count\[0\]\" and destination register \"nios32:inst\|sdram:the_sdram\|m_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 1 REG LCFF_X15_Y9_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N11; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios32:inst\|sdram:the_sdram\|Mux42~13 2 COMB LCCOMB_X15_Y9_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 1; COMB Node = 'nios32:inst\|sdram:the_sdram\|Mux42~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 } "NODE_NAME" } } { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 458 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X15_Y9_N11 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X15_Y9_N11; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] {} nios32:inst|sdram:the_sdram|Mux42~13 {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.240 ns " "Info: + Latch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.240 ns " "Info: - Launch edge is -3.240 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk1 20.000 ns -3.240 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is 20.000 ns with  offset of -3.240 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.640 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X15_Y9_N11 11 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X15_Y9_N11; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns nios32:inst\|sdram:the_sdram\|m_count\[0\] 3 REG LCFF_X15_Y9_N11 11 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X15_Y9_N11; Fanout = 11; REG Node = 'nios32:inst\|sdram:the_sdram\|m_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.vhd" "" { Text "F:/My Documents/Desktop/hw8a/sdram.vhd" 443 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] nios32:inst|sdram:the_sdram|Mux42~13 nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios32:inst|sdram:the_sdram|m_count[0] {} nios32:inst|sdram:the_sdram|Mux42~13 {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|sdram:the_sdram|m_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|sdram:the_sdram|m_count[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\] LCD_DATA\[1\] DE_CLOCK 10.385 ns register " "Info: tsu for register \"nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\]\" (data pin = \"LCD_DATA\[1\]\", clock pin = \"DE_CLOCK\") is 10.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.829 ns + Longest pin register " "Info: + Longest pin to register delay is 9.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[1\] 1 PIN PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J2; Fanout = 1; PIN Node = 'LCD_DATA\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 328 720 896 344 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns LCD_DATA~6 2 COMB IOC_X0_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y26_N0; Fanout = 1; COMB Node = 'LCD_DATA~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { LCD_DATA[1] LCD_DATA~6 } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 328 720 896 344 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.515 ns) + CELL(0.438 ns) 7.805 ns nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\]~49 3 COMB LCCOMB_X32_Y11_N4 1 " "Info: 3: + IC(6.515 ns) + CELL(0.438 ns) = 7.805 ns; Loc. = LCCOMB_X32_Y11_N4; Fanout = 1; COMB Node = 'nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { LCD_DATA~6 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 1046 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.436 ns) 9.745 ns nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\] 4 COMB LCCOMB_X28_Y12_N10 1 " "Info: 4: + IC(1.504 ns) + CELL(0.436 ns) = 9.745 ns; Loc. = LCCOMB_X28_Y12_N10; Fanout = 1; COMB Node = 'nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 1046 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.829 ns nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\] 5 REG LCFF_X28_Y12_N11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.829 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 1; REG Node = 'nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7609 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 18.41 % ) " "Info: Total cell delay = 1.810 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.019 ns ( 81.59 % ) " "Info: Total interconnect delay = 8.019 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.829 ns" { LCD_DATA[1] LCD_DATA~6 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.829 ns" { LCD_DATA[1] {} LCD_DATA~6 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] {} nios32:inst|cpu:the_cpu|d_readdata_d1[1] {} } { 0.000ns 0.000ns 6.515ns 1.504ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.436ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7609 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "DE_CLOCK altpll0:inst1\|altpll:altpll_component\|_clk1 -3.240 ns - " "Info: - Offset between input clock \"DE_CLOCK\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -3.240 ns" {  } { { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 72 64 232 88 "DE_CLOCK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 destination 2.648 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.648 ns nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\] 3 REG LCFF_X28_Y12_N11 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X28_Y12_N11; Fanout = 1; REG Node = 'nios32:inst\|cpu:the_cpu\|d_readdata_d1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7609 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.28 % ) " "Info: Total cell delay = 0.537 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 79.72 % ) " "Info: Total interconnect delay = 2.111 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|d_readdata_d1[1] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.829 ns" { LCD_DATA[1] LCD_DATA~6 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.829 ns" { LCD_DATA[1] {} LCD_DATA~6 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~49 {} nios32:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] {} nios32:inst|cpu:the_cpu|d_readdata_d1[1] {} } { 0.000ns 0.000ns 6.515ns 1.504ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.436ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|d_readdata_d1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|d_readdata_d1[1] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DE_CLOCK LCD_EN nios32:inst\|cpu:the_cpu\|M_alu_result\[20\] 12.090 ns register " "Info: tco from clock \"DE_CLOCK\" to destination pin \"LCD_EN\" through register \"nios32:inst\|cpu:the_cpu\|M_alu_result\[20\]\" is 12.090 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "DE_CLOCK altpll0:inst1\|altpll:altpll_component\|_clk1 -3.240 ns + " "Info: + Offset between input clock \"DE_CLOCK\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" is -3.240 ns" {  } { { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 72 64 232 88 "DE_CLOCK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk1 source 2.635 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2728 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2728; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[20\] 3 REG LCFF_X33_Y22_N11 5 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X33_Y22_N11; Fanout = 5; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[20] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7017 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[20] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7017 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.445 ns + Longest register pin " "Info: + Longest register to pin delay is 12.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios32:inst\|cpu:the_cpu\|M_alu_result\[20\] 1 REG LCFF_X33_Y22_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N11; Fanout = 5; REG Node = 'nios32:inst\|cpu:the_cpu\|M_alu_result\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|M_alu_result[20] } "NODE_NAME" } } { "cpu.vhd" "" { Text "F:/My Documents/Desktop/hw8a/cpu.vhd" 7017 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.438 ns) 1.946 ns nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0 2 COMB LCCOMB_X33_Y17_N20 2 " "Info: 2: + IC(1.508 ns) + CELL(0.438 ns) = 1.946 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { nios32:inst|cpu:the_cpu|M_alu_result[20] nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 536 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.410 ns) 3.783 ns nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~1 3 COMB LCCOMB_X32_Y12_N12 3 " "Info: 3: + IC(1.427 ns) + CELL(0.410 ns) = 3.783 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 3; COMB Node = 'nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 5354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.436 ns) 5.502 ns nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~2 4 COMB LCCOMB_X28_Y11_N0 7 " "Info: 4: + IC(1.283 ns) + CELL(0.436 ns) = 5.502 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 7; COMB Node = 'nios32:inst\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_granted_uart_s1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 5354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.393 ns) 6.611 ns nios32:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~0 5 COMB LCCOMB_X32_Y12_N14 13 " "Info: 5: + IC(0.716 ns) + CELL(0.393 ns) = 6.611 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 13; COMB Node = 'nios32:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 } "NODE_NAME" } } { "nios32.vhd" "" { Text "F:/My Documents/Desktop/hw8a/nios32.vhd" 2554 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.419 ns) 7.301 ns nios32:inst\|lcd:the_lcd\|LCD_E~2 6 COMB LCCOMB_X32_Y12_N2 1 " "Info: 6: + IC(0.271 ns) + CELL(0.419 ns) = 7.301 ns; Loc. = LCCOMB_X32_Y12_N2; Fanout = 1; COMB Node = 'nios32:inst\|lcd:the_lcd\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/My Documents/Desktop/hw8a/lcd.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(2.632 ns) 12.445 ns LCD_EN 7 PIN PIN_K3 0 " "Info: 7: + IC(2.512 ns) + CELL(2.632 ns) = 12.445 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 280 720 896 296 "LCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.728 ns ( 37.99 % ) " "Info: Total cell delay = 4.728 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.717 ns ( 62.01 % ) " "Info: Total interconnect delay = 7.717 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.445 ns" { nios32:inst|cpu:the_cpu|M_alu_result[20] nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.445 ns" { nios32:inst|cpu:the_cpu|M_alu_result[20] {} nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 {} nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 {} nios32:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.508ns 1.427ns 1.283ns 0.716ns 0.271ns 2.512ns } { 0.000ns 0.438ns 0.410ns 0.436ns 0.393ns 0.419ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk1 altpll0:inst1|altpll:altpll_component|_clk1~clkctrl nios32:inst|cpu:the_cpu|M_alu_result[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk1 {} altpll0:inst1|altpll:altpll_component|_clk1~clkctrl {} nios32:inst|cpu:the_cpu|M_alu_result[20] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.445 ns" { nios32:inst|cpu:the_cpu|M_alu_result[20] nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 nios32:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.445 ns" { nios32:inst|cpu:the_cpu|M_alu_result[20] {} nios32:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~1 {} nios32:inst|uart_s1_arbitrator:the_uart_s1|cpu_data_master_granted_uart_s1~2 {} nios32:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~0 {} nios32:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.508ns 1.427ns 1.283ns 0.716ns 0.271ns 2.512ns } { 0.000ns 0.438ns 0.410ns 0.436ns 0.393ns 0.419ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DE_RESET FLASH_RST_N 6.211 ns Longest " "Info: Longest tpd from source pin \"DE_RESET\" to destination pin \"FLASH_RST_N\" is 6.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DE_RESET 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'DE_RESET'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE_RESET } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 88 64 232 104 "DE_RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(2.788 ns) 6.211 ns FLASH_RST_N 2 PIN PIN_AA18 0 " "Info: 2: + IC(2.424 ns) + CELL(2.788 ns) = 6.211 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'FLASH_RST_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { DE_RESET FLASH_RST_N } "NODE_NAME" } } { "rpds17.bdf" "" { Schematic "F:/My Documents/Desktop/hw8a/rpds17.bdf" { { 24 752 928 40 "FLASH_RST_N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.787 ns ( 60.97 % ) " "Info: Total cell delay = 3.787 ns ( 60.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 39.03 % ) " "Info: Total interconnect delay = 2.424 ns ( 39.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { DE_RESET FLASH_RST_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { DE_RESET {} DE_RESET~combout {} FLASH_RST_N {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.999ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.796 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.449 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.449 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X23_Y19_N27 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.449 ns; Loc. = LCFF_X23_Y19_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.912 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.919 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.564 ns) + CELL(0.271 ns) 2.835 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~2 2 COMB LCCOMB_X23_Y19_N26 1 " "Info: 2: + IC(2.564 ns) + CELL(0.271 ns) = 2.835 ns; Loc. = LCCOMB_X23_Y19_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.919 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X23_Y19_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.919 ns; Loc. = LCFF_X23_Y19_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 12.16 % ) " "Info: Total cell delay = 0.355 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.564 ns ( 87.84 % ) " "Info: Total interconnect delay = 2.564 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.919 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.564ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.919 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.564ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 20:59:08 2013 " "Info: Processing ended: Tue Nov 19 20:59:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
